


14/03/2025 Driver v. 5.14 Moreno Ortolan

Interfacing FlashRunner 2.0 with NXP KINETIS



HQ and Registered Office Via Giovanni Agnelli 1 33083 Villotta di Chions (PN) Italy Società Unipersonale Capitale sociale €102.040 P.I. 01697470936 C.F. 01697470936 REA PN-97255 D-U-N-S[®] 51-724-9350 T + 39 0434 421 111 F + 39 0434 639 021 UNIVERSAL PRODUCTION IN-SYSTEM PROGRAMMING

NXP KINETIS Families

KINETIS K32 L Series Arm Cortex M4/M0+

K32 L Series: Ultra-Low Power Microcontrollers (MCUs) Optimized for Low-Leakage Applications

Based on the Arm[®] Cortex[®]-M4 and Cortex-M0+ architectures, K32 L series MCUs provide software and tool enablement via MCUXpresso suite of tools, and scalability making this portfolio an ideal fit for IoT applications. The K32 L series of MCUs is part of NXP's EdgeVerse[™] edge computing platform.

	CPU		Packages		Cor	nms	НМІ	Sec	curity
Family	Arm Cortex-M	Memory		Pin Count					
K32 L3 Energy Efficient and Secure	Cortex-M4 and Cortex-M0+ 72 MHz	Up to 1.25 MB Flash 384 kB SRAM	VFBGA, MBGA, LQFP, QFN, LQFP	64-176	~	~	~	~	~
K32 L2 Ultra-Low-Power, Highly Integrated	Cortex-M0+ 72 MHz	64-512 kB Flash, 32-128 kB RAM	QFN, LQFP, MAPBGA	32-100	-	~	~	~	-

KINETIS K Series Arm Cortex M4

Kinetis® K Series: High-Performance Microcontrollers (MCUs) Based on Arm® Cortex®-M4 Core

Kinetis K series MCUs offer optimized performance, scalable integration and low-power capabilities.

	CPU				Comm	S	Ŀ	MI		Security	V
Sub-Families	Arm Cortex-M4	Memory	Packages								
K8x Scalable and Secure	150 MHz	256 KB Flash 256 KB SRAM, XIP QuadSPI	LQFP, MAPBGA, WLCSP	-	-	~	-		~	~	~
K7x Graphic LCD	120–150 MHz	1 MB Flash 128 KB SRAM	MAPBGA	~	~	~	~	-	~	~	-
K6x Ethernet	100–180 MHz	256 KB–2 MB Flash 64–256 KB SRAM	LQFP, MAPBGA, WLCSP	~	~	~	-	-	~	~	-
K5x Measurement	72–100 MHz	160–512 KB Flash 32–128 KB SRAM	LQFP, MAPBGA	~	-	~	-	~	~	-	-
K4x USB and segment LCD	72–100 MHz	64–512 KB Flash 16–128 KB SRAM	LQFP, MAPBGA	-	~	~	-	~	-	-	-
K3x Segment LCD	72–100 MHz	64–512 KB Flash 16–128 KB SRAM	LQFP, MAPBGA	-	~	-	-	~	-	-	-
K2x / KS2x USB	50–180 MHz	32 KB–2 MB Flash 8 KB–1 MB SRAM, XIP QuadSPI	LQFP, QFN, MAPBGA, WLCSP	-	~	~	-	-	~	~	-
K1x Mainstream	50–120 MHz	32 KB–1 MB Flash 8–128 KB SRAM	LQFP, QFN, MAPBGA	-	~	-	-	-	~	~	-
K0x Entry-level	100 MHz	64–128 KB Flash 16 KB SRAM	LQFP, QFN	-	-	-	-	-	-	-	-

HQ and Registered Office Via Giovanni Agnelli 1 33083 Villotta di Chions (PN) Italy Società Unipersonale Capitale sociale €102.040 P.I. 01697470936 C.F. 01697470936 REA PN-97255 **D-U-N-S**[®] 51-724-9350 **T** + 39 0434 421 111 **F** + 39 0434 639 021

UNIVERSAL PRODUCTION IN-SYSTEM PROGRAMMING



KINETIS KL Series Arm Cortex M0+

Kinetis® L Series: Ultra-Low Power Microcontrollers (MCUs) Based on Arm® Cortex®-M0+ Core

Kinetis[®] L series MCU portfolio includes more than 200 compatible, low-power, high-performance 32-bit MCUs. This series combines the low-power performance and energy-efficiency of the Arm[®] Cortex[®]-M0+ core with the peripheral sets, enablement and scalability of the Kinetis MCU portfolio of solutions for internet of things (IoT) applications.

	CPU		Packages		Cor	nms	н	МІ	Sec	urity
Products	Arm Cortex-M0+	Memory		Pin Count						Tamper Detection
KL8x Security	72 MHz (Up to 96 MHz)	128 KB Flash 96 KB SRAM	LQFP, MAPBGA, WLCSP	64 – 121	~	~	~	~	~	~
KL4x USB and Segment LCD	48 MHz	128 – 256 KB Flash 16 – 32 KB SRAM	LQFP, MAPBGA	64 – 121	~	~	~	~	-	-
KL3x Segment LCD	48 MHz	32 – 256 KB Flash 4 – 32 KB SRAM	LQFP, MAPBGA	64 – 121	~	-	~	~	-	-
KL2x USB	48 MHz / 72MHz (Up to 96)	32 – 512 KB Flash 4 – 128 KB SRAM	LQFP, QFN, MAPBGA, XFBGA, WLCSP	32 - 121	~	~	~	-	~	-
KL1x Mainstream	48 MHz	32 – 256 KB Flash 4 – 32 KB SRAM	LQFP, QFN, MAPBGA, XFBGA, WLCSP	32 - 80	~	-	~	-	-	-
KL0x Entry-Level	48 MHz	8 – 32 KB Flash 1 – 4 KB SRAM	LQFP, QFN WLCSP	16 – 48	-	-	-	-	-	-

KINETIS KV Series Arm Cortex M4/M0+/M7

KV Series: Real-Time Motor Control and Power Conversion MCUs Based on Arm® Cortex®-M0+/M4/M7

KV Series of MCUs are part of the EdgeVerse[™] edge computing platform and are designed to support a wide range of BLDC, PMSM and ACIM motor control as well as digital power conversion applications.

	СРИ	Memory				Timer	s			Anal	og		Conne	ectivity	Sec	urity
Products		Flash / SRAM	Packages													
KV5x Power Conversion	Cortex-M7 240 MHz	512 KB – 1 MB / 128 – 256 KB	lqfp, Mapbga	2 x 8ch 2 x 2ch	2 x 12ch	~	~	~	1 x 12ch (260pS)	4 x 12bit (5 Msps)	~	~	~	~	~	~
KV4x High Performance Motor	Cortex-M4 168 MHz	64 – 256 KB / 16 – 32 KB	LQFP	2 x 8ch 1 x 2ch	1 x 12ch	~	~	~	1 x 12ch (312pS)	2 x 12bit (4.1 Msps)	~	~	-	~	~	-
KV3x Sensorless Motor Control	Cortex-M4 100 – 120 MHz	64 – 512 KB / 16 – 96 KB	LQFP, QFN	2 x 8ch 2 x 2ch	-	~	~	-	-	2 x 16-bit (1.2 Msps)	~	~	-	-	~	-
KV1x Entry-Level	Cortex-M0+ 75 MHz	16 – 128 KB / 8 – 16 KB	LQFP, QFN	2 x 6ch 2 x 2ch	-	~	~	-	-	2 x 16-bit (1.2 Msps)	~	~	-	~	~	-

HQ and Registered Office Via Giovanni Agnelli 1 33083 Villotta di Chions (PN) Italy Società Unipersonale Capitale sociale €102.040 P.I. 01697470936 C.F. 01697470936 REA PN-97255 D-U-N-S* 51-724-9350 T + 39 0434 421 111 F + 39 0434 639 021

UNIVERSAL PRODUCTION IN-SYSTEM PROGRAMMING



KINETIS KE Series Arm Cortex M4/M0+

Kinetis® E Series: 5V, Robust Microcontrollers (MCUs) Based on Arm® Cortex®-M0+/M4 Core

The 5V KE series of MCUs are part of the EdgeVerse[™] edge computing platform and are designed to maintain high-reliability and robustness in harsh electrical noise environments, targeting white goods and industrial applications.

	СРИ				Com	munication Inter	faces	
Products		Memory	Packages		SPI	LPUART	CAN	TSI
KE1xF Performance w/ CAN	168 MHz Cortex-M4 w/ FPU	256 – 512 KB Flash 32 – 64 KB SRAM	64-LQFP, 100-LQFP	2	2	3	up to 2 x FlexCAN	-
KE1xZ Mainstream w/ Touch	72 MHz Cortex®-M0+	32 – 256 KB Flash 4 – 32 KB SRAM	44-LQFP, 48-LQFP, 64-LQFP, 100-LQFP, 40-QFN	2	2	3	1	Up to 50 ch
KE06 Entry-Level w/ CAN	48 MHz Cortex®-M0+	64 – 128 KB Flash 8 – 16 KB SRAM	44-LQFP, 64-LQFP, 64-QFP,80-LQFP	2	2	3	1	-
KE04 Entry-Level w/ Mixed Signal	48 MHz Cortex®-M0+	8 – 128 KB Flash 1 – 16 KB SRAM	16-TSSOP, 24-QFN, 44-LQFP, 64-LQFP, 64-QFP, 80-LQFP, 20-SOIC WB	Up to 2	Up to 2	Up to 3	-	-
KE02 Entry-Level w/ EEPROM	20 - 40 MHz Cortex®-M0+	16 – 64 KB Flash 2 – 4 KB SRAM	32-QFN, 32-LQFP, 44-LQFP, 64-LQFP, 64-QFP	1	2	Up to 3	-	-

KINETIS KM Series Arm Cortex M0+

KM Series: Metrology Microcontrollers (MCUs) Based on Arm® Cortex®-M0+ Core

KM series low-power MCUs are part of the EdgeVerse[™] edge computing platform and are designed to support single-chip designs for one-, two- and three-phase electricity meters, flow meters and other precision measurement applications.

	СРИ	Memory		Development Hardware	нмі	Co	mms			Sec	curity
Products	Arm Cortex-M0+	Flash / SRAM	Packages	Tower Module	SLCD	UART (ISO7816/ LPUART)					
KM1x Baseline	50 MHz	64 – 128 KB / 16 KB	44LGA	TWR-KM34Z50M(V3)	N/A	2 (2 / -)	1	2	~	~	N/A
KM3x Segment LCD	50–75 MHz	64 – 512 KB / 16 – 64 KB	64LQFP, 100LQFP, 144LQFP	TWR-KM34Z50M(V3) TWR-KM34Z75M TWR-KM35Z75M	Up to 56 X 8	4-5 (2 / 0-1)	2	Up to 3	~	~	Optional

HQ and Registered Office Via Giovanni Agnelli 1 33083 Villotta di Chions (PN) Italy Società Unipersonale Capitale sociale €102.040 P.I. 01697470936 C.F. 01697470936 REA PN-97255 **D-U-N-S**[®] 51-724-9350 **T** + 39 0434 421 111 **F** + 39 0434 639 021 UNIVERSAL PRODUCTION IN-SYSTEM PROGRAMMING

KINETIS KW Series Arm Cortex M33/M0+

KW Series: Bluetooth[®] Smart/Bluetooth Low Energy

Our Bluetooth Smart (Bluetooth Low Energy) solutions include highly integrated SoCs with plentiful Flash and SRAM memory utilizing Arm® Cortex®-M cores. These products enable ultra-low-power operation without compromising radio performance. In addition to providing complete SoCs, a host Bluetooth Low Energy stack is provided, as well as several GATT profiles and services.

		Memory		Supported Protocols		Radio Perfo	ormance	
Product	СРИ	Flash / SRAM	Supported Frequency Band	Bluetooth Low Energy		Transmit Power	Receive Current	Transmit Current
KW45 Bluetooth 5.3 Long-Range MCUs with CAN FD and LIN Bus Options, Arm [®] Cortex [®] -M33 Core	Cortex- M33	KW45: Up to 1MB/128 kB	2.4 GHz	5.3	97.5 dBm (1 Mbit/s) -106 dBm (125 Kbps)	-25 to +10 dBm	4.7 mA	4.6 mA @ 0 dBm

		Memory		Supported Protocols	I	Radio Perform		
Product	CPU	Flash / SRAM	Supported Frequency Band	Bluetooth Low Energy	Sensitivity	Transmit Power	Receive Current	Transmit Current
KW39/38/37 Bluetooth 5.0 Long-Range MCUs with CAN FD and LIN Bus Options, Arm [®] Cortex [®] -M0+ Core	Cortex- M0+	KW37: 512 KB/64 kB KW38/39: 512 KB/64 kB+8 kB EEPROM	2.4 GHz	5.0	-98 dBm (1 Mbit/s) -105 dBm (125 Kbps)	-25 to +5 dBm	6.8 mA	6.1 mA
KW36/35/34 Automotive Qualified Bluetooth 5 MCUs and General FSK	Cortex- M0+	KW35: 512 KB/64 kB; KW36: 512 KB/64 kB+8 kB EEPROM	2.4 GHz	5.0	-95 dBm	-25 to +3.5 dBm	6.8 mA	6.1 mA
KW31Z Bluetooth Low Energy 4.2	Cortex- M0+	256-512 kB / 64-128 kB	2.4 GHz	4.2	-95 dBm (Bluetooth Low Energy)	Up to +3.5 dBm	6.8 mA	6.1 mA

KINETIS KEA Series Arm Cortex M0+

Ultra-Reliable KEA Automotive Microcontrollers (MCUs) based on Arm® Cortex®-M0+ Core

Kinetis[®] EA series of 32-bit Arm[®] Cortex[®] MCUs are targeted for a wide range of automotive and industrial applications requiring the highest level of quality and longevity support.

The Kinetis EA series is an entry point to the broad Arm ecosystem and features:

- A low-power Arm Cortex-M0+ core and 8–128 KB of embedded flash
- Excellent EMC/ESD, high temperature, and low radiated emissions
- Scalable, highly robust performance solution for cost-sensitive automotive applications
- A broad set of reference designs, tools and application notes to help shorten design development and speed time-tomarket

Device	Flash	RAM	EEPROM	Freq	MSCAN	SCI	SPI	ATD	Flex-Tim	IIC	GPIO	Packages
KEAZN8	8K	1K	Emulated	48MHz	0	1	1	12c12b	6c+2c 16b	1	Up to 22	16 TSSOP/24 QFN
KEAZN16	16K	2К	256B	40MHz	0	3	2	16c12b	6c+2c+2c 16b	2	Up to 57	32/64 LQFP
KEAZN32	32K	4K	256B	40MHz	0	3	2	16c12b	6c+2c+2c 16b	2	Up to 57	32/64 LQFP
KEAZN64	64K	4K	256B	40MHz	0	3	2	16c12b	6c+2c+2c 16b	2	Up to 57	32/64 LQFP
KEAZ64	64K	8K	Emulated	48MHz	1	3	2	16c12b	6c+2c+2c 16b	2	Up to 71	64/80 LQFP
KEAZ128	128K	16K	Emulated	48MHz	1	3	2	16c12b	6c+2c+2c 16b	2	Up to 71	64/80 LQFP

HQ and Registered Office Via Giovanni Agnelli 1 33083 Villotta di Chions (PN) Italy Società Unipersonale Capitale sociale €102.040 P.I. 01697470936 C.F. 01697470936 REA PN-97255 D-U-N-S[®] 51-724-9350 T + 39 0434 421 111 F + 39 0434 639 021 UNIVERSAL PRODUCTION IN-SYSTEM PROGRAMMING

→smh-tech.com

NXP KINETIS Protocol and PIN map

KINETIS devices support the SWD protocol.

#TCSETPAR CMODE <SWD>

NXP KINETIS PIN MAP

🔋 Pin Ma	ap Tool																															_		×
Select			Runn	er me	odel:	FR	2.0																									Expo	ort to	PDF
													Mas	ter b	oarc	l con	inect	tor (Ch.1	- Ch	.8)													
ļ																																	l	с
																																		в
																																		A
	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	1 3	12	11	10	9	8	7	6	5	4	3	2	1		
Select	a cha	nnel:															Co	Innec	tion de	escrij	ptions	s:												
• C	h.1 - ľ	MKE1	7Z25	6xxx	7_1x	_МХ	25L64	433F	[SWI	D]							D D V		: SWC : SWD	CLK						Pin: Pin: Pin: Pin: Pin:	: C1 : C2	C4						

NXP KINETIS PIN MAP for KW45 devices

	ip Tool					50.5																										
elect	your F	lashk	Runne	er mo	del:	FR 2	0																						 		Expo	rt to I
													Mast	ter b	oard	l con	nect	or ((. 1	- Ch.	8)											
Ţ																																L
Γ																																Ţ
	22	21	30	20	. 29	27	26	25	24	1	22	21	20	10	18	17	16	15	1/	12	12	11	10	9	8		6	-	2		1	
																													 	_		
elect	a char	inel:															Cor	nnect	ion d	escrip	otions	s:										
	n.1 - k	W45	Z410	53 [5	WD	j ,												IO1:								Pin:						
e u																		DIO2:								Pin:						
- CI																	D	NU3.	UAR	τ τχ	(De	vice	RX)			Pin:	A2					
e Ci																	D	0IO4:	UAR	T RX						Pin:						
																	D D	0IO4: 0IO5:	uar Swe	t rx Dio	(De	vice ⁻				Pin:	C2					
																	D D D	0IO4: 0IO5:	UAR SWE BOC	T RX	(De	vice ⁻					C2 A3					

HQ and Registered Office Via Giovanni Agnelli 1 33083 Villotta di Chions (PN) Italy Società Unipersonale Capitale sociale €102.040 P.I. 01697470936 C.F. 01697470936 REA PN-97255 **D-U-N-S**[®] 51-724-9350 **T** + 39 0434 421 111 **F** + 39 0434 639 021 UNIVERSAL PRODUCTION IN-SYSTEM PROGRAMMING

→smh-tech.com

NXP KINETIS Memory Map

NXP KINETIS Memory Map

		MKE17Z256 KINETIS NXP KINETIS - lit	xxx7_1x_MX25L643	33F				
	Мето	огу Туре	Start Address *	End Address	Memory Size	Page Size	Blank Value	Address Unit
1	[F] - Flash		0x0000000	0x0003FFFF	256.00 KiB	16	0xFFFFFFF	BYTE
2	[X] - Exterr	nal Memories	0x6000000	0x607FFFFF	8.00 MiB	256	0xFFFFFFF	BYTE

NXP KINETIS Memory Map for KW45 devices

)evici iamily 1anu Igori	r: KINETIS facturer: NXP						
	Метогу Туре	Start Address *	End Address	Memory Size	Page Size	Blank Value	Address Unit
1	[f] - Program Flash	0x0000000	0x0007FFFF	512.00 KiB	128	0xFFFFFFFF	BYTE
2	[r] - IFR0 - ROM Configure (OTP)	0x02000000	0x02001FFF	8.00 KiB	128	0xFFFFFFFF	BYTE
3	[u] - IFR0 - Customer Usage	0x02002000	0x02003FFF	8.00 KiB	128	0xFFFFFFFF	BYTE
4	[c] - IFR0 - CMAC Table	0x02004000	0x02005FFF	8.00 KiB	128	0xFFFFFFFF	BYTE
5	[o] - IFR0 - Over-the-Air update	0x02006000	0x02007FFF	8.00 KiB	128	0xFFFFFFFF	BYTE
6	[F] - Secure Program Flash	0x1000000	0x1007FFFF	512.00 KiB	128	0xFFFFFFFF	BYTE
7	[R] - Secure IFR0 - ROM Configure (OTP)	0x12000000	0x12001FFF	8.00 KiB	128	0xFFFFFFFF	BYTE
8	[U] - Secure IFR0 - Customer Usage	0x12002000	0x12003FFF	8.00 KiB	128	0xFFFFFFFF	BYTE
9	[C] - Secure IFR0 - CMAC Table	0x12004000	0x12005FFF	8.00 KiB	128	0xFFFFFFFF	BYTE
10	[O] - Secure IFR0 - Over-the-Air update	0x12006000	0x12007FFF	8.00 KiB	128	0xFFFFFFFF	BYTE
11	[N] - Radio Narrowband Unit NBU	0x48800000	0x4883FFFF	256.00 KiB	1	0xFFFFFFFF	BYTE

HQ and Registered Office Via Giovanni Agnelli 1 33083 Villotta di Chions (PN) Italy Società Unipersonale Capitale sociale €102.040 P.I. 01697470936 C.F. 01697470936 REA PN-97255 D-U-N-S[®] 51-724-9350 T + 39 0434 421 111 F + 39 0434 639 021 UNIVERSAL PRODUCTION IN-SYSTEM PROGRAMMING

→ smh-tech.com

SMH

NXP KINETIS Flash Configuration Field

Flash Configuration Field is an area of Main Flash between the addresses **0x400** and **0x410**. In this area you can set some configuration for the device behaviour.

A random value written here may lock the device forever and any attempt to reprogram it will be failed.

After the execution of **#TPCMD** MASSERASE UNLOCK this area is blank with 0xFF value except for the **Flash Security Byte** that is 0xFE.

So, after **#TPCMD** MASSERASE UNLOCK command, the Flash memory is totally blank except for this 0xFE value and the Blankcheck operation will give you PASS.

Here an example of Flash Configuration Field for a Kinetis MKE1xZxx device:

Flash Configuration Field Offset Address	Size (Bytes)	Field Description
0x0_0400 - 0x0_0407	8	Backdoor Comparison Key. Refer to Verify Backdoor Access Key command and Unsecuring the MCU Using Backdoor Key Access.
0x0_0408 - 0x0_040B	4	Program flash protection bytes. Refer to the description of the Program Flash Protection Registers (FPROT0-3).
0x0_040F	1	Data flash protection byte. Refer to the description of the Data Flash Protection Register (FDPROT).
0x0_040E	1	EEPROM protection byte. Refer to the description of the EEPROM Protection Register (FEPROT).
0x0_040D	1	Flash nonvolatile option byte. Refer to the description of the Flash Option Register (FOPT).
0x0_040C	1	Flash security byte. Refer to the description of the Flash Security Register (FSEC).

If the Kinetis device is not locked, so the **Flash Security Byte (FSEC)** that is set to **0xFE**, but the other protections bytes are not set to **0xFF**, the **#TPCMD** MASSERASE F command may fail.

NXP KINETIS Flash Masserase Flash and Unlock

If you execute the **#TPCMD** MASSERASE F command after the **#TPCMD** CONNECT command, it may happen that **#TPCMD** MASSERASE F fails.

This is because Security Bytes could be set in the Flash (Security Bytes are other bytes than the Flash Security Byte).

It is therefore recommended to always execute the **#TPCMD** MASSERASE UNLOCK command before the **#TPCMD** MASSERASE F command.

What happens is that with the **#TPCMD** MASSERASE UNLOCK command all the Flash bytes are set to **0xFF** except the value of the **Flash Security Byte** which is set to **0xFE**.

Then if **#TPCMD** MASSERASE F command is then executed, the **Flash Security Byte** is also set to **0xFF**. So, at this point, all the Flash memory is in the erased state.

Please pay attention now.

If you perform a power off and power on of the board, the **Flash Security Byte** is set to **0xFF**, then the Flash will be secure and therefore to re-enter the device it will be necessary to re-set this byte back to **0xFE** (this is done automatically by the **#TPCMD** CONNECT command).

HQ and Registered Office Via Giovanni Agnelli 1 33083 Villotta di Chions (PN) Italy Società Unipersonale Capitale sociale €102.040 P.I. 01697470936 C.F. 01697470936 REA PN-97255 D-U-N-S[®] 51-724-9350 T + 39 0434 421 111 F + 39 0434 639 021 UNIVERSAL PRODUCTION IN-SYSTEM PROGRAMMING



NXP KINETIS Flash Blankcheck

When you run the #TPCMD BLANKCHECK F command you are trying to check if the Flash memory is in the erased state.

By implementation choice, the **#TPCMD** BLANKCHECK F command gives PASS both if the **Flash Security Byte FSEC** is equal to **0xFF** or if it is equal to **0xFE**.

All other bytes of Flash memory must be equal to 0xFF.

NXP KINETIS CPU Speed Calculation

It is necessary for some specific Kinetis devices to calculate the working frequency of the core to correctly set a specific value in the Flash controller.

This is done empirically via a special procedure when executing the **#TPCMD** CONNECT command. Below you will find an example application case:

---fTPCMD CONNECT Protocol selected SWD. Entry Clock is 1.00 MHz. Trying Hot Plug connect procedure. IDCODE: 0x0BC11477. Designer: 0x23B, Part Number: 0xBC11, Version: 0x0. ID-Code read correctly at 1.00 MHz. JTAG-SWD Debug Port enabled. Scanning AP map to find all APs. AF(0) IDR: 0x001C0020, Type: AMBA AHB3 bus. AF(1) IDR: 0x001C0020, Type: JTAG connection. AP(0) ROM table base address 0xF0002000. CPUID: 0x410CC600. Implementer Code: 0x41 - [ARM]. Found Cortex M0+ revision r0p0. Cortex M0+ core halted [0.002 s]. Requested Clock is 37.50 MHz. Generated Clock is 37.50 MHz. Generated Clock is 37.50 MHz. Device configuration: * System Reset Status and ID Register: 0x02140400. * Family ID: 0x0 - KE0x family. * Sub-family ID: 0x2. * Revision number: 0x1. * Pin ID: 0x4 - 32-pin. * UID: 0x193D830630314534. Calculated frequency 15986 KHz, expected 16000 KHz [Δ -0.0875028]. Assuming bus frequency of ~16MHz [0x0F]. Time for Connect: 0.350 s.

NXP KINETIS FlexNVM Partitioning

The basic idea is to divide the FlexNVM memory into two distinct areas.

The first area is always used for data use in which a single copy of the data is saved in each memory address (Data Flash). The second area into which the secondary flash is divided is called EEprom (EEprom Backup).

In reality it is always of flash technology being a part of Data Flash but the hardware behaviour of the EEprom is emulated. In fact, the Flash technology allows the rewriting of the memory cell of about 10'000 times while the EEprom technology allows the rewriting of 1'000'000 times of the data.

Therefore, to obtain this result in the secondary memory used (after the partitioning command) for EEprom use, a data is saved and copied several times of the EEprom backup memory.

HQ and Registered Office Via Giovanni Agnelli 1 33083 Villotta di Chions (PN) Italy Società Unipersonale Capitale sociale €102.040 P.I. 01697470936 C.F. 01697470936 REA PN-97255 D-U-N-S[®] 51-724-9350 T + 39 0434 421 111 F + 39 0434 639 021 UNIVERSAL PRODUCTION IN-SYSTEM PROGRAMMING

SMH

In this way an algorithm manages wear-levelling and it is possible to have the duration of a true EEprom. To divide the memory with the partitioning command it is necessary to specify specific parameters where the dimensions of the areas are indicated.

These parameters must be appropriately chosen so that the area reserved as data flash can contain all the data present in the source image file. The remaining free space can be used as a EEprom Backup.


Kinetis FlexRAM Partitioning Special Commands

#TPCMD SET_ FLEXRAM <RAM | EEPROM>

The Set FlexRAM command changes the function of the FlexRAM:

- When not partitioned for EEPROM, the FlexRAM is typically used as traditional RAM.
- When partitioned for EEPROM, the FlexRAM is typically used to store EEPROM data.

#TPCMD SET_PARTITION <**FlexRAM** not loaded [1]/loaded [0]> <**EEPROM** Data Size> <**EEPROM**-backup Size> **#TPCMD** REMOVE_PARTITION



To handle varying customer requirements, the FlexRAM and FlexNVM blocks can be split into partitions:

- EEPROM partition (EEESIZE) The amount of FlexRAM used for EEPROM can be set from 0 Bytes (no EEPROM) to the maximum FlexRAM size. The remainder of the FlexRAM not used for EEPROM is not accessible while the FlexRAM is configured for EEPROM. The EEPROM partition grows upward from the bottom of the FlexRAM address space.
- 2. Data flash partition (DEPART) The amount of FlexNVM memory used for data flash can be programmed from 0 bytes (all of the FlexNVM block is available for EEPROM backup) to the maximum size of the FlexNVM block.
- FlexNVM EEPROM partition The amount of FlexNVM memory used for EEPROM backup, which is equal to the FlexNVM block size minus the data flash memory partition size. The EEPROM backup size must be at least 16 times the EEPROM partition size in FlexRAM.

Kinetis FlexNVM Partitioning Example

0x0000000 0x1000000	0x0007FFFF 0x1000FFFF	512.00 KiB 64.00 KiB	16 8	0xFFFFFFFF	BYTE BYTE
	0x1000FFFF	64.00 KiB		0xFFFFFFFF	DIGTE
: loaded					BYIE
: Loaded					
	[1]				
a Size	[512]				
up Size	[64]				
not loaded Data Size se Dackup Size Dertition Set partiti	during re et to 512 set to 64 command. on comman	Bytes. Kbytes. nd.			
	ET_PARTITIO on configur not loaded ata Size se ackup Size partition Set partiti	ET PARTITION 1 512 6 on configuration: not loaded during re pata Size set to 512 cackup Size set to 64 partition command. Set partition commar	ET_PARTITION 1 512 64 on configuration: not loaded during reset sequer Pata Size set to 512 Bytes. Packup Size set to 64 Kbytes.	ET_PARTITION 1 512 64 on configuration: not loaded during reset sequence. Pata Size set to 512 Bytes. Packup Size set to 64 Kbytes. partition command. Set partition command.	ET_PARTITION 1 512 64 on configuration: not loaded during reset sequence. Data Size set to 512 Bytes. Dackup Size set to 64 Kbytes. partition command. Set partition command.

UNIVERSAL PRODUCTION IN-SYSTEM PROGRAMMING

→smh-tech.com


HQ and Registered Office Via Giovanni Agnelli 1 33083 Villotta di Chions (PN) Italy Società Unipersonale

SMH Technologies S.r.l.

Capitale sociale €102.040 P.I. 01697470936 C.F. 01697470936 REA PN-97255 **D-U-N-S**[®] 51-724-9350 **T** + 39 0434 421 111 **F** + 39 0434 639 021

SMH	


We use the **#TPCMD** GET DEVICE INFORMATIONS to get the new device configuration:



We use the **#TPCMD** SET_PARTITION to change device partition:

FlexRAM loaded [0] EEPROM Data Size [64] EEPROM-backup Size [32] ---#TPCMD SET_PARTITION 0 64 32 Set partition configuration: * FlexRAM loaded with valid EEPROM data during reset sequence. * EEPROM Data Size set to 64 Bytes. * EEPROM-backup Size set to 32 Kbytes. FlexRVM is already divided into Data Flash and EEprom Backup. We need to remove partition before set the new one. To remove partition, we need to use Erase All Blocks command. This operation erases Flash memory, initialize FlexRAM, verifies all memory contents, releases MCU security. > Executed Remove partition command. Executed Set partition command. > Executed Set partition command. Time for Set Partition: 0.192 s >|

We use the **#TPCMD** GET DEVICE INFORMATIONS to get the new device configuration:



We use the **#TPCMD** REMOVE PARTITION to remove the partition already created:

---#TPCMD REMOVE_PARTITION To remove partition, we need to use Erase All Blocks command. This operation erases Flash memory, initialize FlexRAM, verifies all memory contents, releases MCU security. > Executed Remove partition command. Time for Remove Partition: 0.162 s

HQ and Registered Office Via Giovanni Agnelli 1 33083 Villotta di Chions (PN) Italy Società Unipersonale Capitale sociale €102.040 P.I. 01697470936 C.F. 01697470936 REA PN-97255 **D-U-N-S**[®] 51-724-9350 **T** + 39 0434 421 111 **F** + 39 0434 639 021 UNIVERSAL PRODUCTION IN-SYSTEM PROGRAMMING

→smh-tech.com

NXP KINETIS KW45 Devices

Kinetis KW45's three-core architecture integrates a 96 MHz CM33 application core, dedicated CM3 radio core and an isolated EdgeLock Secure Enclave.


The Flash-based radio core with dedicated SRAM delivers a highly configurable and upgradeable software-implemented radio, freeing resources on the main core for customer application space.

The Bluetooth Low Energy 5.3-compliant radio supports up to 24 simultaneous secure connections. The EdgeLock Secure Enclave's isolated execution environment provides a set of cryptographic accelerators, key store operations and secure lifecycle management that minimizes main core security responsibilities.

The KW45 MCU additionally integrates FlexCAN, helping enable seamless integration into an automobile's in-vehicle or industrial CAN communication network.

The FlexCAN module can support CAN's flexible data rate (CAN FD) for increased bandwidth and lower latency.

NXP KINETIS KW45 Architecture



NXP KINETIS KW45 Memory Map

	Метогу Туре	Start Address *	End Address	Memory Size	Page Size	Blank Value	Address Unit
1	[f] - Program Flash	0x00000000	0x0007FFFF	512.00 KiB	128	0xFFFFFFFF	BYTE
2	[r] - IFR0 - ROM Configure (OTP)	0x02000000	0x02001FFF	8.00 KiB	128	0xFFFFFFFF	BYTE
3	[u] - IFR0 - Customer Usage	0x02002000	0x02003FFF	8.00 KiB	128	0xFFFFFFFF	BYTE
4	[c] - IFR0 - CMAC Table	0x02004000	0x02005FFF	8.00 KiB	128	0xFFFFFFFF	BYTE
5	[o] - IFR0 - Over-the-Air update	0x02006000	0x02007FFF	8.00 KiB	128	0xFFFFFFFF	BYTE
6	[F] - Secure Program Flash	0x1000000	0x1007FFFF	512.00 KiB	128	0xFFFFFFFF	BYTE
7	[R] - Secure IFR0 - ROM Configure (OTP)	0x12000000	0x12001FFF	8.00 KiB	128	0xFFFFFFFF	BYTE
8	[U] - Secure IFR0 - Customer Usage	0x12002000	0x12003FFF	8.00 KiB	128	0xFFFFFFFF	BYTE
9	[C] - Secure IFR0 - CMAC Table	0x12004000	0x12005FFF	8.00 KiB	128	0xFFFFFFFF	BYTE
10	[O] - Secure IFR0 - Over-the-Air update	0x12006000	0x12007FFF	8.00 KiB	128	0xFFFFFFFF	BYTE
11	[N] - Radio Narrowband Unit NBU	0x48800000	0x4883FFFF	256.00 KiB	1	0xFFFFFFFF	BYTE

HQ and Registered Office Via Giovanni Agnelli 1 33083 Villotta di Chions (PN) Italy Società Unipersonale Capitale sociale €102.040 P.I. 01697470936 C.F. 01697470936 REA PN-97255 D-U-N-S* 51-724-9350 T + 39 0434 421 111 F + 39 0434 639 021 UNIVERSAL PRODUCTION IN-SYSTEM PROGRAMMING

→smh-tech.com



NXP KINETIS KW45 Available ISP commands

ISP commands availability is controlled by lifecycle and token. Table below shows the ISP commands available for each lifecycle. Details of several commands can be found in sections below.

Command	Description	Before OEM Open	At OEM Open	After OEM Open
Reset	Reset the device	Available	Available	Available
get-property <tag></tag>	Query about various properties and settings	Available	Available	Available
set-property <tag> <value></value></tag>	Change properties or options in ROM Bootloader	Available	Available	Available
receive-sb-file <file></file>	Receive a file in Secure Binary (SB) format	Available	Available	Available
flash-erase-region	Available	With limitation for radio flash	NA	
flash-erase-all [<memoryid>]</memoryid>	Available	With limitation for radio flash	NA	
read-memory <addr> <byte_count> [<file>]</file></byte_count></addr>			With limitation for radio flash	NA
vrite-memory <addr> [<file> {<hex-data>}}] Write memory at specified address from file or string of hex values Note: When write to SRAM, make sure the length of file or hex-data is 4-byte aligned</hex-data></file></addr>		Available	With limitation for radio flash	NA
fill-memory <addr> <byte_count> <pattern> [word short byte]</pattern></byte_count></addr>	Fill memory with pattern; pattern size can be word(default), short or byte	Available	With limitation for radio flash	NA
fuse-program <index> [<file> {{<hex-data>}}]</hex-data></file></index>	Program fuse at the specified index from file or string of hex values	Available	Available	NA
fuse-read <index> <byte_count> [<file>]</file></byte_count></index>	Read fuse from the specified index	Available	Available	NA
Execute <address> <arg> <stackpointer></stackpointer></arg></address>	Jumps to code at the provided address and does not return to the ROM bootloader	Available	Available	NA

NXP KINETIS KW45 Available Properties

Table below shows the available properties (tag) for this device.

Name	Writable	Tag value	Size in Bytes	Description
CurrentVersion	no	1	4	The current bootloader version.
AvailablePeripherals	no	2	4	The set of peripherals supported on this chip.
FlashStartAddress	no	3	4	Start address of program flash.
FlashSizeInBytes	no	4	4	Program flash size in bytes.

HQ and Registered Office Via Giovanni Agnelli 1 33083 Villotta di Chions (PN) Italy Società Unipersonale Capitale sociale €102.040 P.I. 01697470936 C.F. 01697470936 REA PN-97255 D-U-N-S[®] 51-724-9350 T + 39 0434 421 111 F + 39 0434 639 021 UNIVERSAL PRODUCTION IN-SYSTEM PROGRAMMING

FlashSectorSize	no	5	4	The size of one sector of program flash in bytes.
FlashBlockCount	no	6	4	The number of blocks of the on-chip flash.
AvailableCommands	no	7	4	The set of commands supported by the bootloader.
CRCCheckStatus	no	8	4	The status of the application CRC check.
VerifyErase	yes	10	4	Controls whether the bootloader verifies eras to flash. The VerifyErase feature is enabled by default: 1 = Enable 0 = Disable
MaxPacketSize	no	11	4	Maximum supported packet size for the currently active peripheral interface.
ReservedRegions	no	12	4	List of memory regions reserved by the bootloader. Returned as value pairs (<startaddress-ofregion>, <end- addressof-region>).</end- </startaddress-ofregion>
RAMStartAddress	no	14	4	Start address of RAM
RAMSizeInBytes	no	15	4	RAM size in bytes.
SystemDeviceId	no	16	4	System Device ID
SecurityState	no	17	4	Security status
UniqueDeviceId	no	18	16	Unique device identification
BootStatus	no	20	4	Value of Boot Status Register
LoadableFWVersion	no	21	4	SSS loadable firmware version
FuseProgramVoltage	yes	22	4	Control the System LDO VDD Regulator Voltage Level. To program fuse, System LDO VDD regulator level needs to be regulated to Over Drive Voltage (2.5 V). The default System LDD VDO Regulator Voltage Level is regulate to Normal Voltage (1.8 V). 0 = System LDO VDO Regulator Voltage Level
				is related to Normal Voltage (1.8 V) 1 = System LDO VDD regulator level is regulated to Over Drive Voltage (2.5 V)
TargetVersion	no	24	4	Target version

SMH Technologies S.r.l.

HQ and Registered Office Via Giovanni Agnelli 1 33083 Villotta di Chions (PN) Italy Società Unipersonale

Capitale sociale €102.040 P.I. 01697470936 C.F. 01697470936 REA PN-97255 **D-U-N-S**[®] 51-724-9350 **T** + 39 0434 421 111 **F** + 39 0434 639 021 UNIVERSAL PRODUCTION IN-SYSTEM PROGRAMMING

info@smh-tech.com

SMH

NXP KINETIS KW45 Available eFUSE

Name	Fuse index	Description
LIFECYCLE	0x0A	Lifecycle state.
		Corresponding product state can be determined from Table 1. Lifecycle States
DBG_EN_LOCK	0x0B	Debug Enable Lock
		0b - The debug access control registers remain open when jumping to customer code.
		1b - The debug access control registers are write-locked before jumping to customer code.
DBG_AUTH_DIS	0x0C	Debug Authentication Disabled
		0b - Debug Authentication enabled.
		1b - Debug Authentication disabled.
TZM_EN	0x0D	Trust Zone Mode Enable
		0b - TZ-M is disabled by default.
		1b - TZ-M is enabled.
SERIAL_DIS	0x11	Serial Download Disabled
		0b - ISP path is enabled.
		1b - ISP path is disabled.
WAKEUP_DIS	0x12	Wakeup Disabled
		0b - Boot-ROM LP wakeup is enabled.
		1b - Boot-ROM LP wakeup is disabled.
CUST_PROD_OEMFW_AUTH_P UK_REVOKE[3:0]	0x13	Key revocation indicators of CUST_PROD_OEMFW_AUTH_PUK.
DBG_AUTH_VU[15:0]	0x15	These Debug Authentication Vendor Usage fuses are used by customers to restrict debug certificates.
IMG_KEY_REVOKE[15:0]	0x16	These fuses are used to revoke image signing keys separately from root keys.
SECURE_PHANTOM_CONFIG	0x18	Token configuration.
CUST_PROD_OEMFW_AUTH_P UK	0x1f	256-bit RoTKTH (customer trusted root key) typically used for CM33 main flash image authentication.
CUST_PROD_OEMFW_ENC_SK	0x20	256-bit encryption key used to protect confidentiality of OEM firmware. Typically required for firmware updates using sb3 (SB3KDK).
OEM_Enablement_Token	0x21	256-bit RoTKTH (root key hash) typically used for radio firmware authentication. (if valid token is intended to be used by programming SECURE_PHANTOM_CONFIG fuse)
DCFG_CC_SOCU_L1[8:0]	0x22	Debug authentication configuration for level 1 customer.
DCFG_CC_SOCU_L2[8:0]	0x23	Debug authentication configuration for level 2 customer.

HQ and Registered Office Via Giovanni Agnelli 1 33083 Villotta di Chions (PN) Italy Società Unipersonale Capitale sociale €102.040 P.I. 01697470936 C.F. 01697470936 REA PN-97255 D-U-N-S[®] 51-724-9350 T + 39 0434 421 111 F + 39 0434 639 021 UNIVERSAL PRODUCTION IN-SYSTEM PROGRAMMING

info@smh-tech.com

SOC_VER_CNT	0x24	512-bits of version counter for various software components in SoC. Each software component version counter has dedicated fuse index 0x25 to 0x29.
CM33_S_VER_CNT	0x25	64-bit secure OEM CM33 firmware version counter (number of set fuse bits).
CM33_NS_VER_CNT	0x26	256-bit non-secure OEM CM33 firmware version counter (number of set fuse bits).
RADIO_VER_CNT	0x27	128-bit radio firmware version counter (number of set fuse bits).
SNT_VER_CNT	0x28	32-bit s200 loadable firmware version counter (number of set fuse bits).
CM33_BOOTLOADER_VER_CNT	0x29	Reserved for future usage of additional NXP software deliverable.
CM33_S_VER_CNT_VIRTUAL	0x2A	64-bit secure OEM CM33 firmware version counter (Integer value equivalent to number of set fuse bits).
CM33_NS_VER_CNT_VIRTUAL	0x2B	256-bit non-secure OEM CM33 firmware version counter (Integer value equivalent to number of set fuse bits).
RADIO_VER_CNT_VIRTUAL	0x2C	128-bit radio firmware version counter (Integer value equivalent to number of set fuse bits).
SNT_VER_CNT_VIRTUAL	0x2D	32-bit s200 loadable firmware version counter (Integer value equivalent to number of set fuse bits).
CM33_BOOTLOADER_VER_CNT _VIRTUAL	0x2E	Reserved for future usage of additional NXP software deliverable.

NXP KINETIS KW45 Specific Commands

One of the most important features of the Kinetis KW45 device is that it is not possible to perform all operations using only the **SWD** protocol.

In fact, it is also necessary to use the **UART** protocol.

Through FlashRunner you can use the **UART** and **SWD** simultaneously in the same channel.

Special commands have therefore been added for the KW45 device.

Commands for switch from SWD to UART and vice versa:

#TPCMD SWITCH_TO_SWD **#TPCMD** SWITCH_TO_UART

UART commands for read and write properties:

#TPCMD UART_READ_PROPERTY **<Property ID> #TPCMD** UART WRITE PROPERTY **<Property ID> <Property Value>**

UART commands for erase memory regions:

#TPCMD UART_FLASH_ERASE_ALL <INTERNAL_FLASH|RADIO_PFLASH|RADIO_USER_IFR> **#TPCMD** UART FLASH ERASE REGION <Address> <Byte Count> <INTERNAL FLASH|RADIO PFLASH|RADIO USER IFR>

UART commands for read memory regions:

#TPCMD UART_READ_MEMORY <Address> <Byte Count> <INTERNAL_FLASH|RADIO_PFLASH|RADIO_USER_IFR> **#TPCMD** UART_WRITE_MEMORY <Address> <INTERNAL_FLASH|RADIO_PFLASH|RADIO_USER_IFR> <Data Word 0 - 15>

UART commands for read or write eFUSE:

#TPCMD UART READ FUSE <Address>

HQ and Registered Office Via Giovanni Agnelli 1 33083 Villotta di Chions (PN) Italy Società Unipersonale Capitale sociale €102.040 P.I. 01697470936 C.F. 01697470936 REA PN-97255 **D-U-N-S**[®] 51-724-9350 **T** + 39 0434 421 111 **F** + 39 0434 639 021 UNIVERSAL PRODUCTION IN-SYSTEM PROGRAMMING



#TPCMD UART_WRITE_FUSE <Address> <Data ..> <Data ..> **#TPCMD** UART_VERIFY_FUSE <Address> <Data ..> <Data ..>

SWD commands for read or write eFUSE:

#TPCMD READ_FUSE <Address>
#TPCMD WRITE_FUSE <Address> <Data ...> <Data ...>

UART command for special SBF procedure:

#TPCMD UART SEND SBF FILE

#TPCMD SWITCH_TO_UART

Syntax: #TPCMD SWITCH TO UART

Prerequisites: none

Description: This command is used to switch from SWD to UART protocol

Examples: Correct command execution: 😊

	#TPCMD SWITCH TO UART
	Attempt to connect via UART protocol (460800bps).
	* Set Boot Config Pin High to Enter ISP Mode.
	* Shuffle DIO: shuffling 2->4, 5->3.
	* Reset Device through RESET Pin (DIO1).
	* Send Init command to target device.
	* Device response correctly to Init command.
	Time for Switch to UART: 0.112 s.

Skipped command execution: 😐

---#TPCMD SWITCH_TO_UART Skipped: Fpga is already configured to use UART protocol. Time for Switch to UART. 0 001 s

#TPCMD SWITCH_TO_SWD


Syntax:	#TPCMD SWITCH_TO_SWD
Prerequisites:	none
Description:	This command is used to switch from UART to SWD protocol

Examples: Correct command execution: 😌

---#TPCMD SWITCH_TO_SWD Attempt to switch to SWD protocol. * Set Boot Config Pin Low to Exit ISP Mode. * Shuffle DIO: shuffling 4->2, 3->5. * Reset Device through RESET Pin (DIO1). Try to reconnect using SWD protocol. Protocol selected SWD. Entry Clock is 1.00 MHz. Trying forcing hardware reset high procedure. IDCODE: 0x6BA02477. Designer: 0x23B, Part Number: 0xBA02, Version: 0x6. ID-Code read correctly at 1.00 MHz. JTAG-SWD Debug Port enabled. Scanning AP map to find all APS. AP[00] IDR: 0x84770001, Type: AMBA AHB3 bus. AP[02] IDR: 0x0477001, Type: AMBA AFB2 or APB3 bus. AP[29] IDR: 0x2477001, Type: AMBA AHB3 bus. AP[30] IDR: 0x2477001, Type: AMBA AHB3 bus. AP[30] IDR: 0x2477001, Type: AMBA AHB3 bus. AP[30] IDR: 0x8477001, Type: AMBA AHB3 bus. AP[30] IDR: 0x8477001, Type: AMBA AHB3 bus. AP[30] IDR: 0x8477001, Type: AMBA AHB3 bus. AP[30] IDR: 0x3477001, Type: AMBA AHB3 bus. AP[30] IDR

HQ and Registered Office Via Giovanni Agnelli 1 33083 Villotta di Chions (PN) Italy Società Unipersonale Capitale sociale €102.040 P.I. 01697470936 C.F. 01697470936 REA PN-97255 D-U-N-S[®] 51-724-9350 T + 39 0434 421 111 F + 39 0434 639 021

UNIVERSAL PRODUCTION IN-SYSTEM PROGRAMMING



SMH Technologies S.r.l.

Examples: Correct command execution: 🕲

---#TPCMD UART_READ_PROPERTY 18 Property ID 18: 28EB5DD91CB588089694FECA508CBE8E. Time for UART Read Property: 0.003 s.

commands. Properties may be read-only or read-write.

The 32-bit property tag is the only parameter required for Read Property command

#TPCMD UART_WRITE_PROPERTY

S_{i}	yntax:	

<Property ID> Property ID, see Property table above <Property Value> Property Value, see Property table above

#TPCMD UART WRITE PROPERTY <Property ID> <Property Value>

Prerequisites: **#TPCMD** SWITCH_TO_UART executed correctly

HQ and Registered Office Via Giovanni Agnelli 1 33083 Villotta di Chions (PN) Italy Società Unipersonale Capitale sociale €102.040 P.I. 01697470936 C.F. 01697470936 REA PN-97255 D-U-N-S[®] 51-724-9350 T + 39 0434 421 111 F + 39 0434 639 021 UNIVERSAL PRODUCTION IN-SYSTEM PROGRAMMING

The Write Property command is used to change or alter the values of the properties or options of the Description: bootloader. The command accepts the same property tags used with the Read Property command. However, only some properties are writable. If an attempt to write a read-only property is made, an error is returned indicating the property is read-only and cannot be changed. Examples: Correct command execution: 😊 TPCMD UART WRITE PROPERTY 0x16 0x00 **#TPCMD UART_FLASH_ERASE** ALL Syntax: **#TPCMD UART_FLASH_ERASE_ALL** <Memory ID> <Memory ID> Memory ID can be INTERNAL FLASH, RADIO PFLASH or RADIO USER IFR **#TPCMD SWITCH TO UART executed correctly** Prerequisites: The Flash Erase All command performs an erase of the entire flash memory. Description: If any flash regions are protected, then the Flash Erase All command fails and returns an error status code. The Flash Erase All command requires memory ID. If memory ID is not specified, the internal flash (INTERNAL FLASH) will be selected as default. Examples: Correct command execution: 😊 UART FLASH ERASE ALL **#TPCMD UART_FLASH_ERASE_REGION** Syntax: **#TPCMD UART_FLASH_ERASE_REGION** <Address> <Byte Count> <Memory ID> <Address> Memory address aligned to 32-byte Size aligned to 32-byte <Memory ID> Memory ID can be INTERNAL FLASH, RADIO PFLASH or RADIO USER IFR Prerequisites: **#TPCMD SWITCH TO UART executed correctly** The Flash Erase Region command performs an erase of one or more sectors of the flash memory. Description: The start address, and number of bytes are the 2 parameters required for the Flash Erase Region command. The start and byte count parameters must be 32-byte aligned ([3:0] = 0000) and region specified does fit in the flash memory space or the Flash Erase Region command fails. If any part of the region specified is protected, the Flash Erase Region command fails. Examples: Correct command execution: 😊 -#TPCMD UART_FLASH_ERASE_REGION 0x00000000 0x00000100 INTERNAL_FLASH **#TPCMD UART_READ_MEMORY** Syntax: **#TPCMD UART_READ_MEMORY** <Address> <Byte Count> <Memory ID> <Address> Memory address aligned to 32-byte Size aligned to 32-byte Memory ID can be INTERNAL_FLASH, RADIO_PFLASH or RADIO_USER_IFR <Memory ID>

Prerequisites: **#TPCMD** SWITCH_TO_UART executed correctly

HQ and Registered Office Via Giovanni Agnelli 1 33083 Villotta di Chions (PN) Italy Società Unipersonale Capitale sociale €102.040 P.I. 01697470936 C.F. 01697470936 REA PN-97255 D-U-N-S[®] 51-724-9350 T + 39 0434 421 111 F + 39 0434 639 021 UNIVERSAL PRODUCTION IN-SYSTEM PROGRAMMING



Description:

The Read Memory command returns the contents of memory at the given address, for a specified number of bytes. This command can read any region of memory accessible by the CPU and not protected by security. The start address, and number of bytes are the two parameters required for Read Memory command. INTERNAL_FLASH memory will be selected as default if memory ID is not specified.

Examples:

SMH Technologies⁶

---#TPCMD UART_READ_MEMORY 0x00000000 0x00000100 INTERNAL_FLASH

On the Terminal Tool you can see:

Correct command execution: 😇

01 Read[0x0000000]:	0x00	0x40	0x00	0x20	0x41	0x00	0x00	0x00	T	0x41	0x00	0x00	0x00	0x41	0x00	0x00	0x00
01 Read[0x00000010]:	0x41	0x00	0x00	0x00	0x41	0x00	0x00	0x00		0x41	0x00	0x00	0x00	0x41	0x00	0x00	0x00
01 Read[0x00000020]:	0x00	0x00	0x00	0x00	0×00	0x00	0x00	0x00		0x00	0×00	0x00	0x00	0x41	0×00	0x00	0x00
01 Read[0x0000030]:	0x41	0x00	0x00	0x00	0×00	0x00	0x00	0x00		0x41	0×00	0x00	0x00	0x41	0×00	0x00	0x00
01 Read[0x00000040]:										0x99							
01 Read[0x00000050]:										0x4F	0xF0	0x00	0x05	0x3C	0xC0	0x88	0x42
01 Read[0x00000060]:														0xCF			
01 Read[0x00000070]:										0x00							
01 Read[0x0000080]:										0xA0							
01 Read[0x00000090]:														0x61			
01 Read[0x000000A0]:														0x4F			
01 Read[0x000000B0]:														0xE1			
01 Read[0x000000C0]:														0x30			
01 Read[0x000000D0]:														0x59			
01 Read[0x000000E0]:														0x2C			
01 Read[0x000000F0]:	0xA1	0x68	0x40	0x1A	0x00	0xF1	0x04	0x0A		0x51	0x46	0xA0	0x68	0x01	0x23	0x4F	0xF0

#TPCMD UART_WRITE_MEMORY

Syntax:	#TPCMD UART_WRITE_MEMORY <address> <memory id=""> <data -="" 0="" 15="" word=""></data></memory></address>
	<address>Memory address aligned to 32-byte<memory id="">Memory ID can be INTERNAL_FLASH, RADIO_PFLASH or RADIO_USER_IFR<data -="" 0="" 15="" word="">Data/s to be programmed</data></memory></address>
Prerequisites:	#TPCMD SWITCH_TO_UART executed correctly
Description:	 The Write Memory command writes data provided in the <data -="" 0="" 15="" word=""> to a specified range of bytes in memory. However, if flash protection is enabled, then writes to protected sectors fail.</data> Special care must be taken when writing to Flash: First, any Flash sector written to must have been previously erased with a Flash Erase All or Flash Erase Region. Writing to Flash requires the start address to be 16-byte aligned ([3:0] = 0000). The byte count is rounded up to a multiple of 4, and trailing bytes are filled with the flash erase pattern (0xFF). If the Verify Writes property is set to true, then writes to flash also performs a flash verify program operation. The start address and number of bytes are the 2 parameters required for Write Memory
Examples:	Correct command execution: 😊
	#TPCMD UART_FLASH_ERASE_REGION 0x0000000 0x00000100 INTERNAL_FLASH Time for UART Flash Erase Region: 0.004 s. #TPCMD UART_WRITE_MEMORY 0x00000000 INTERNAL_FLASH 0xDEADBEEF Time for UART Write Memory: 0.003 s. #TPCMD UART_READ_MEMORY 0x00000000 0x00000100 INTERNAL_FLASH Time for UART_READ_MEMORY 0.010 s. On the Terminal Tool you can see:
	01 Read[0x00000000]: 0xBF 0xBE 0xAD 0xDE 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xF
	01 Read[0x0000000]: 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xF
	UNIVERSAL PRODUCTION IN-SYSTEM PROGRAMMING

HQ and Registered Office Via Giovanni Agnelli 1 33083 Villotta di Chions (PN) Italy Società Unipersonale Capitale sociale €102.040 P.I. 01697470936 C.F. 01697470936 REA PN-97255 D-U-N-S[®] 51-724-9350 T + 39 0434 421 111 F + 39 0434 639 021

→smh-tech.com



01 Read[0x00000070]:	0xFF	1	0xFF	
01 Read[0x0000080]:	0xFF		0xFF	OxFF
01 Read[0x00000090]:	0xFF		0xFF	Oxff
01 Read[0x000000A0]:	0xFF		0xFF	
01 Read[0x00000B0]:	0xFF		0xFF	OxFF
01 Read[0x000000C0]:	0xFF		0xFF	OxFF
01 Read[0x000000D0]:	0xFF		0xFF	
01 Read[0x000000E0]:	0xFF		0xFF	OxFF
01 Read[0x000000F0]:	0xFF		0xFF	OxFF

#TPCMD UART_READ_FUSE

Syntax: Prerequisites: Description: Examples: #TPCMD UART Syntax: Prerequisites: Description:	#TPCMD UART_READ_FUSE <address> <address> eFUSE address (see table above) #TPCMD SWITCH_TO_UART executed correctly This command is used to read selected eFUSE using UART protocol Correct command executior: ••• #TPCMD UART_READ_FUSE 0x2B Fuse 0x2B word 1: 0x00000000. Fuse 0x2B word 2: 0x0000000. Fuse 0x2B word 3: 0x0000000. Fuse 0x2B word 4: 0x0000000. Fuse 0x2B word 7: 0x0000000. Fuse 0x2B w</address></address>
Description: Examples: #TPCMD UART Syntax: Prerequisites:	<pre>#TPCMD SWITCH_TO_UART executed correctly This command is used to read selected eFUSE using UART protocol Correct command execution: ☺ #TPCMD UART_READ_FUSE 0x2B Fuse 0x2B word 0: 0x00000000. Fuse 0x2B word 2: 0x00000000. Fuse 0x2B word 2: 0x00000000. Fuse 0x2B word 4: 0x00000000. Fuse 0x2B word 6: 0x00000000. Fuse 0x2B word 6: 0x00000000. Fuse 0x2B word 6: 0x00000000. Time for UART Read Fuse: 0.007 s. #TPCMD UART_READ_FUSE 0x0A Fuse 0x0A word 0: 0x0000007. Time for UART Read Fuse: 0.003 s.</pre>
Description: Examples: #TPCMD UART Syntax: Prerequisites:	This command is used to read selected eFUSE using UART protocol Correct command execution: © #TFPCMD UART_READ_FUSE 0x2B Fuse 0x2B word 0: 0x00000000. Fuse 0x2B word 1: 0x00000000. Fuse 0x2B word 3: 0x00000000. Fuse 0x2B word 4: 0x00000000. Fuse 0x2B word 5: 0x00000000. Fuse 0x2B word 6: 0x00000000. Fuse 0x2B word 7: 0x00000000. Fuse 0x2B word 7: 0x00000000. Time for UART_READ_FUSE 0x0A Fuse 0x0A word 0: 0x0000007. Time for UART_Read_Fuse: 0.003 s.
Examples: #TPCMD UART Syntax: Prerequisites:	Correct command execution: #TFCMD UART_READ_FUSE 0x2B Fuse 0x2B word 0: 0x00000000. Fuse 0x2B word 1: 0x00000000. Fuse 0x2B word 2: 0x00000000. Fuse 0x2B word 3: 0x00000000. Fuse 0x2B word 4: 0x00000000. Fuse 0x2B word 6: 0x00000000. Fuse 0x2B word 7: 0x00000000. Fuse 0x2B word 7: 0x00000000. Time for UART_Read_Fuse: 0.007 s. Correct command execution: #TFCMD_UART_READ_FUSE 0x0A Fuse 0x0A word 0: 0x0000007. Time for UART_Read_Fuse: 0.003 s.
#TPCMD UART Syntax: Prerequisites:	#TPCMD UART_READ_FUSE 0x2B Fuse 0x2B word 0: 0x00000000. Fuse 0x2B word 1: 0x00000000. Fuse 0x2B word 2: 0x00000000. Fuse 0x2B word 3: 0x00000000. Fuse 0x2B word 5: 0x00000000. Fuse 0x2B word 6: 0x00000000. Fuse 0x2B word 7: 0x00000000. Time for UART Read Fuse: 0.007 s. Correct command execution: © #TPCMD UART_READ_FUSE 0x0A Fuse 0x0A word 0: 0x0000007. Time for UART Read Fuse: 0.003 s.
Syntax: Prerequisites:	Fuse 0x2B word 0: 0x0000000. Fuse 0x2B word 1: 0x0000000. Fuse 0x2B word 2: 0x0000000. Fuse 0x2B word 3: 0x0000000. Fuse 0x2B word 4: 0x0000000. Fuse 0x2B word 5: 0x0000000. Fuse 0x2B word 6: 0x0000000. Fuse 0x2B word 7: 0x0000000. Fuse 0x2B word 7: 0x0000000. Time for UART Read Fuse: 0.007 s. Correct command execution: © #TPCMD UART_READ_FUSE 0x0A Fuse 0x0A word 0: 0x0000007. Time for UART Read Fuse: 0.003 s.
Syntax: Prerequisites:	#TPCMD UART_READ_FUSE 0x0A Fuse 0x0A word 0: 0x00000007. Time for UART Read Fuse: 0.003 s.
Syntax: Prerequisites:	Fuse 0x0A word 0: 0x00000007. Time for UART Read Fuse: 0.003 s.
Syntax: Prerequisites:	T_WRITE_FUSE
, Prerequisites:	
	#TPCMD UART_WRITE_FUSE <address> <data> <data></data></data></address>
	<address> eFUSE address (see table above) <data> <data> Data to be programmed</data></data></address>
Description:	#TPCMD SWITCH_TO_UART executed correctly
	This command is used to write selected eFUSE using UART protocol
Examples:	Correct command execution: 🎯
	#TPCMD UART_WRITE_FUSE 0x1F 34568097079FF27A3E8A2DA14781B922 FD8295B6C00BFA067F00E87F1A168899 Time for UART Write Fuse: 0.003 s.
#TPCMD UART	T_VERIFY_FUSE
Syntax:	#TPCMD UART_VERIFY_FUSE <address> <data> <data></data></data></address>
	<address> eFUSE address (see table above) <data> <data> Data to be verified</data></data></address>
Prerequisites:	#TPCMD SWITCH_TO_UART executed correctly
Description:	This command is used to verify selected eFUSE using UART protocol

Examples: Correct command execution: 😊

HQ and Registered Office Via Giovanni Agnelli 1 33083 Villotta di Chions (PN) Italy Società Unipersonale Capitale sociale €102.040 P.I. 01697470936 C.F. 01697470936 REA PN-97255 D-U-N-S[®] 51-724-9350 T + 39 0434 421 111 F + 39 0434 639 021 UNIVERSAL PRODUCTION IN-SYSTEM PROGRAMMING



#TPO	CMD UA	RT VE	RIFY FUSE	0x1F 34568097	079FF2	27A3E8A2DA14781B922 FD8295B6C00BFA067F00E87F1A168899
Fuse 02	x1F wo	rd 0:	Expected	0x97805634,		0x97805634.
Fuse 02	x1F wo		Expected	0x7AF29F07,		0x7AF29F07.
Fuse 02	x1F wo	rd 2:	Expected	0xA12D8A3E,		0xA12D8A3E.
Fuse 02	x1F wo	rd 3:	Expected	0x22B98147,		0x22B98147.
Fuse 02	x1F wo	rd 4:	Expected	0xB69582FD,		0xB69582FD.
Fuse 02	x1F wo	rd 5:	Expected	0x06FA0BC0,		0x06FA0BC0.
Fuse 02	x1F wo	rd 6:	Expected	0x7FE8007F,		0x7FE8007F.
Fuse 02	x1F wo		Expected	0x9988161A,		0x9988161A.
Time fo	or UAR		ify Fuse:			

#TPCMD READ_FUSE

Syntax:	#TPCMD READ_FUSE <address></address>							
	<address> eFUSE address (see table above)</address>							
Prerequisites:	none							
Description:	This command is used to read selected eFUSE using SWD protocol							
Examples:	Correct command execution: 😊							
	#TPCMD READ_FUSE 0x2B Fuse 0x2B word 0: 0x0000000. Fuse 0x2B word 1: 0x0000000. Fuse 0x2B word 2: 0x0000000. Fuse 0x2B word 3: 0x0000000. Fuse 0x2B word 4: 0x00000000. Fuse 0x2B word 5: 0x00000000. Fuse 0x2B word 6: 0x00000000. Fuse 0x2B word 7: 0x00000000. Time for Read Fuse: 0.007 s.							
	Correct command execution: 😊							
	#TPCMD READ_FUSE 0x0A Fuse 0x0A word 0: 0x00000007. Time for Read Fuse: 0.003 s.							
#TPCMD WRI	TE_FUSE							
Syntax:	#TPCMD WRITE_FUSE <address> <data> <data></data></data></address>							
	<pre><address> eFUSE address (see table above) <data> <data> Data to be programmed</data></data></address></pre>							
Prerequisites:	none							
Description:	This command is used to write selected eFUSE using SWD protocol							
Examples:	Correct command execution: 🎯							
	#TPCMD WRITE_FUSE 0x1F 34568097079FF27A3E8A2DA14781B922 FD8295B6C00BFA067F00E87F1A168899 Time for Write Fuse: 0.003 s.							
#TPCMD UAF	RT_SEND_SBF_FILE							

Syntax: #TPCMD UART_SEND_SBF_FILE Prerequisites: #TPCMD SWITCH_TO_UART executed correctly Description: Send SBF file command is used to do image update on CM33 flash or radio (CM3) flash when security is enforced. KW45 device receives a secure binary (SB) file, decrypt, authenticate and program the image to the target memory.

UNIVERSAL PRODUCTION IN-SYSTEM PROGRAMMING

HQ and Registered Office Via Giovanni Agnelli 1 33083 Villotta di Chions (PN) Italy Società Unipersonale

SMH Technologies S.r.l.

Capitale sociale €102.040 P.I. 01697470936 C.F. 01697470936 REA PN-97255 D-U-N-S[®] 51-724-9350 T + 39 0434 421 111 F + 39 0434 639 021



CUST_PROD_OEMFW_ENC_SK fuse needs to be programmed correctly to ensure this command can be used successfully.

Examples:

#TPCMD UART SEND SBF FILE
Get the maximum packet size from device:
* Maximum packet size is 512 bytes.
Configure the device to Receive SBF file:
* SBF file size is 0x000302C8 - 197320 bytes.
Start SBF transfer file:
* 10% of SBF file transferred.
* 20% of SBF file transferred.
* 30% of SBF file transferred.
* 40% of SBF file transferred.
* 50% of SBF file transferred.
* 60% of SBF file transferred.
* 70% of SBF file transferred.
* 80% of SBF file transferred.
* 90% of SBF file transferred.
* 100% of SBF file transferred.
Completed transfer of SBF file.
Time for UART Send SBF file: 7.558 s.

NXP KINETIS S9KEAZ/S9KEAZN Specific Commands

For S9KEAZ/S9KEAZN devices, a very useful special command has been added.

#TPCMD FREQUENCY_TRIM

Sy	ntax:	#TPCMD	FREQUENCY	TRIM	<frequency< th=""><th>[KHz]></th></frequency<>	[KHz]>
----	-------	--------	-----------	------	---	--------


Correct command execution: 😊

Prerequisites: **#TPCMD MASSERASE F** executed correctly

Description: Allows the user to calculate the new trim value of the internal needed to achieve the desired <Frequency>.

Note: Allowed range for <Frequency> parameter: 31250 – 39062.50. To flash the new trim value, it is sufficient to allocate space into the FRB file or programmer dynamic memory at addresses [0x3FE-0x3FF] (SCTRIM, SCFTRIM) together with the rest of the firmware and execute PROGRAM F command.

Examples: Correct command execution: 😳



SMH Technologies S.r.l.

HQ and Registered Office Via Giovanni Agnelli 1 33083 Villotta di Chions (PN) Italy Società Unipersonale

Capitale sociale €102.040 P.I. 01697470936 C.F. 01697470936 REA PN-97255 **D-U-N-S**[®] 51-724-9350 **T** + 39 0434 421 111 **F** + 39 0434 639 021

UNIVERSAL PRODUCTION IN-SYSTEM PROGRAMMING

NXP KINETIS Driver Parameters

The standard parameters are used to configure some specific options inside KINETIS driver.

#TCSETPAR ENTRY_CLOCK

Syntax:	#TCSETPAR	ENTRY	CLOCK	<frequency></frequency>

<Frequency> Accepted parameters 4000000, 2000000, 1000000, 500000, 100000 Hz

Description: Set the JTAG/SWD frequency used in the Connect procedure before raising the PLL of the device, if the device PLL is available

Note: Default value 1.00 MHz

#TCSETPAR PLL_ENABLED

Syntax:	#TCSETPAR PLL_ENABLED <value></value>							
	<value></value>	Accepted parameters YES / NO						
Description:	Enable the PLL of	Enable the PLL of the device at the highest possible frequency if it's available						
Note:	Default value YES							
#TCSETPAR RESET_HARDWARE								
Syntax:	#TCSETPAR RESE	I_HARDWARE <value></value>						
	<value></value>	Accepted parameters YES / NO						
Description:	Please leave this	set (DIO1) into Connect procedure during halt Cortex Core parameter to NO except when it is strictly necessary ware Reset is enough to proceed with the reset of the device and to continue with the predure						
Note:	Default value NO							

#TCSETPAR SAMPLING_POINT

Syntax:	#TCSETPAR SAMPLING_POINT <value></value>					
	<value> Accepted values are in the range 1-15</value>					
Description:	Use this parameter to permanently set the sampling point of the FPGA It is recommended to leave this parameter with the default value					
Note:	Default value 17					

#TCSETPAR UART_CONNECT

Syntax:	#TCSETPAR UART_CONNECT <value></value>	
	<value> Accepted parameters YES / NO</value>	
Description:	Connect to the KW45 device directly through UART protocol instead of SWD protocol	
Note:	Added from driver version 5.12 Default value NO	

HQ and Registered Office Via Giovanni Agnelli 1 33083 Villotta di Chions (PN) Italy Società Unipersonale Capitale sociale €102.040 P.I. 01697470936 C.F. 01697470936 REA PN-97255 D-U-N-S[®] 51-724-9350 T + 39 0434 421 111 F + 39 0434 639 021 →smh-tech.com

UNIVERSAL PRODUCTION IN-SYSTEM PROGRAMMING

#TCSETPAR UART_FREQUENCY

 Syntax:
 #TCSETPAR UART_FREQUENCY <Frequency>

 <Frequency>
 Accepted parameters 460800, 230400, 115200, 57600, 38400, 19200 or 9600 bps

 Description:
 Set the UART frequency used for KW45 devices

 Note:
 Default value 460800 bps

#TCSETPAR QSPI_PROTOCOL

Syntax: **#TCSETPAR** QSPI PROTOCOL <**Protocol**>

<Protocol> Accepted parameters SPI or QUAD-SPI

 Description:
 Select if you want to communicate with the external memory via the SPI or QUAD-SPI protocol

 Note:
 Default value SPI

#TCSETPAR QSPI_FREQUENCY

 Syntax:
 #TCSETPAR QSPI_FREQUENCY <Frequency>

 <Frequency>
 Accepted parameters 25, 20, 15, 10, 5 or 1 MHz

 Description:
 Select the frequency to be used to communicate with the external memory via the SPI or QUAD-SPI protocol

 Note:
 Default value 25 MHz

SMH Technologies S.r.l.

HQ and Registered Office Via Giovanni Agnelli 1 33083 Villotta di Chions (PN) Italy Società Unipersonale Capitale sociale €102.040 P.I. 01697470936 C.F. 01697470936 REA PN-97255 D-U-N-S[®] 51-724-9350 T + 39 0434 421 111 F + 39 0434 639 021 UNIVERSAL PRODUCTION IN-SYSTEM PROGRAMMING

→smh-tech.com



NXP KINETIS Driver Commands

Here you can find the complete list of all available commands for KINETIS driver.

Memories for Generic Kinetis

F → Main Flash E → FlexNVM or EEprom

E → FlexNVM or EEpror X → External Memory

Memories for KW45 Kinetis


- f → Program Flash r → IFR0 ROM Configure (OTP)
- u → IFR0 Customer Usage
- c → IFR0 CMAC Table
- o \rightarrow IFR0 Over-the-Air update
- F → Secure Program Flash
- R → Secure IFRØ ROM Configure (OTP)
- U → Secure IFR0 Customer Usage C → Secure IFR0 CMAC Table
- $0 \rightarrow \text{Secure IFR0 Over-the-Air update}$
- $N \rightarrow Radio Narrowband Unit NBU$

#TPCMD CONNECT

#TPCMD CONNECT

This function performs the entry and is the first command to be executed when starting the communication with the device.

Example for MKE17Z256xxx7_1x_MX25L6433F:



SMH Technologies S.r.l.

HQ and Registered Office Via Giovanni Agnelli 1 33083 Villotta di Chions (PN) Italy Società Unipersonale

---#TPCMD CONNECT Protocol selected SWD.

ID-Code read correctly at 1.00 MHz. JTAG-SWD Debug Port enabled.

> Capitale sociale €102.040 P.I. 01697470936 C.F. 01697470936 REA PN-97255

D-U-N-S[®] 51-724-9350 T + 39 0434 421 111 F + 39 0434 639 021

UNIVERSAL PRODUCTION IN-SYSTEM PROGRAMMING

→smh-tech.com



Scanning AP map to find all APs. AP(00) IDR: 0x0470000, Type: IMBA AHB3 bus. AP(02) IDR: 0x0470000, Type: IMBA AHB3 bus. AP(3) IDR: 0x04770001, Type: AMBA AHB3 bus. AP(0) RMC table base address 0x0600F000. Used Debugger Mailbox to unlock AP buses. * Unlock Core M33 APO bus unlocked. CPUID: 0x10FD214 Found Cortex M33 FOP bus through NXP Debug Authentication Protocol. * Core M33 APO bus unlocked. CPUID: 0x10FD214 Found Cortex M33 FOP bus through NXP Debug Authentication Protocol. * Core M33 APO bus unlocked. CPUID: 0x10FD214 Generated Clock is 37.50 MHz. Device Unique ID registers: * UIDO: 0x104FB3839, UID1: 0x00005030, UID2: 0x00000002, UID3: 0x00060028. Device Infecycle configuration: [0x00000007]. * Serial Wire Debug Instance ID: 0x0. * Beout-Schi Infecycle Configuration: [0x0000007]. * Serial download pith is enabled. * DICE is disabled. * DICE is disabled. * DICE is disabled. * DICE is disabled. * Truat Zone Mode is disabled. * DICE is disabled. * Truat Zone Mode is disabled. * The debug access: control registers: remain open when jumping to customer code. * Converged Lifecycle is (0x00000000. * Flash memory block count: 1 * NBU memory block count: 1 * NBU

#TPCMD MASSERASE

#TPCMD MASSERASE <UNLOCK>

This command performs the internal unlocking routine which consists in 2 phases: permit access to the device and erase the content of all the programmable memories.

This is done only if the device is actually in secure state, otherwise the command will just pass

The reason behind this is that if a microcontroller is put in secured state, it means that the user does not want anyone to read the firmware's stored inside, so the internal erasure process prevents this, in the case unknown people gain access to the memory space through this command.

At the end of the routine, the FSEC byte is restored to its default value 0xFE and the rest of the memories goes to 0xFF.

#TPCMD MASSERASE <F|E|X>

This command is available for all Kinetis devices except the KW45. This command performs a masserase for Main Flash, FlexNVM/EEprom or External Memory.

#TPCMD MASSERASE <f|u|c|0|F|U|C|0>

This command is available for only KW45 Kinetis devices. This command performs a masserase for Program Flash, IFR0 Customer Usage, IFR0 CMAC Table, IFR0 Over-The-Air update, Secure Program Flash, Secure IFR0 Customer Usage, Secure IFR0 CMAC Table and Secure IFR0 Over-The-Air update.

HQ and Registered Office Via Giovanni Agnelli 1 33083 Villotta di Chions (PN) Italy Società Unipersonale Capitale sociale €102.040 P.I. 01697470936 C.F. 01697470936 REA PN-97255 D-U-N-S[®] 51-724-9350 T + 39 0434 421 111 F + 39 0434 639 021 UNIVERSAL PRODUCTION IN-SYSTEM PROGRAMMING

#TPCMD ERASE

#TPCMD ERASE <F | E>

This command is available for all Kinetis devices except the KW45. This command performs a sector/page erase for all Main Flash or FlexNVM/EEprom.

#TPCMD ERASE <F|E> <start address> <size>

This command is available for all Kinetis devices except the KW45. This command performs a sector/page erase for selected part of Main Flash or FlexNVM/EEprom.

#TPCMD ERASE <X> <64KB/32KB/4KB>

This command is available for all Kinetis devices except the KW45. This command performs a sector erase of 64KB/32KB/4KB for all External Memory.

#TPCMD ERASE <X> <64KB/32KB/4KB> <start address> <size>

This command is available for all Kinetis devices except the KW45. This command performs a sector erase of 64KB/32KB/4KB for selected part of External Memory. Enter the Start Address and Size in hexadecimal format.

#TPCMD ERASE <f|u|c|0|F|U|C|0>

This command is available for only KW45 Kinetis devices. This command performs a sector/page erase for all Program Flash, IFR0 Customer Usage, IFR0 CMAC Table, IFR0 Over-The-Air update, Secure Program Flash, Secure IFR0 Customer Usage, Secure IFR0 CMAC Table and Secure IFR0 Over-The-Air update. Enter the Start Address and Size in hexadecimal format.

#TPCMD ERASE <f|u|c|0|F|U|C|0> <start address> <size>

This command is available for only KW45 Kinetis devices.

This command performs a sector/page erase for selected part of Program Flash, IFR0 Customer Usage, IFR0 CMAC Table, IFR0 Over-The-Air update, Secure Program Flash, Secure IFR0 Customer Usage, Secure IFR0 CMAC Table and Secure IFR0 Over-The-Air update.

Enter the Start Address and Size in hexadecimal format.

#TPCMD BLANKCHECK

#TPCMD BLANKCHECK <F|E|X>

This command is available for all Kinetis devices except the KW45. Blankcheck is only available for Main Flash, FlexNVM/EEprom and External Memory. Verify if all memory is erased.

#TPCMD BLANKCHECK <F|E|X> <start address> <size>

This command is available for all Kinetis devices except the KW45. Blankcheck is only available for Main Flash, FlexNVM/EEprom and External Memory. Verify if selected part of memory is erased. Enter the Start Address and Size in hexadecimal format.

#TPCMD BLANKCHECK <f|r|u|c|0|F|R|U|C|0>

This command is available for only KW45 Kinetis devices.

Blankcheck is only available for Program Flash, IFR0 ROM Configure OTP, IFR0 Customer Usage, IFR0 CMAC Table, IFR0 Over-The-Air update, Secure Program Flash, Secure IFR0 ROM Configure OTP, Secure IFR0 Customer Usage, Secure IFR0 CMAC Table and Secure IFR0 Over-The-Air update.

Verify if all memory is erased.

#TPCMD BLANKCHECK <f|r|u|c|0|F|R|U|C|0> <start address> <size>

This command is available for only KW45 Kinetis devices.

Blankcheck is only available for Program Flash, IFR0 ROM Configure OTP, IFR0 Customer Usage, IFR0 CMAC Table, IFR0 Over-The-Air update, Secure Program Flash, Secure IFR0 ROM Configure OTP, Secure IFR0 Customer Usage, Secure IFR0 CMAC Table and Secure IFR0 Over-The-Air update.

Verify if selected part of memory is erased.

Enter the Start Address and Size in hexadecimal format.

HQ and Registered Office Via Giovanni Agnelli 1 33083 Villotta di Chions (PN) Italy Società Unipersonale Capitale sociale €102.040 P.I. 01697470936 C.F. 01697470936 REA PN-97255 D-U-N-S[®] 51-724-9350 T + 39 0434 421 111 F + 39 0434 639 021 UNIVERSAL PRODUCTION IN-SYSTEM PROGRAMMING

#TPCMD PROGRAM

#TPCMD PROGRAM <F|E|X>

This command is available for all Kinetis devices except the KW45. Program available for Main Flash, FlexNVM/EEprom and External Memory. Programs all memory of the selected type based on the data in the FRB file.

#TPCMD PROGRAM <F|E|X> <start address> <size>

This command is available for all Kinetis devices except the KW45. Program available for Main Flash, FlexNVM/EEprom and External Memory. Programs selected part of memory of the selected type based on the data in the FRB file. Enter the Start Address and Size in hexadecimal format.

#TPCMD PROGRAM <f|r|u|c|o|F|R|U|C|O>

This command is available for only KW45 Kinetis devices. Program available for Program Flash, IFR0 ROM Configure OTP, IFR0 Customer Usage, IFR0 CMAC Table, IFR0 Over-The-Air update, Secure Program Flash, Secure IFR0 ROM Configure OTP, Secure IFR0 Customer Usage, Secure IFR0 CMAC Table and Secure IFR0 Over-The-Air update.

Programs all memory of the selected type based on the data in the FRB file.

#TPCMD PROGRAM <f|r|u|c|o|F|R|U|C|O> <start address> <size>

This command is available for only KW45 Kinetis devices.

Program available for Program Flash, IFR0 ROM Configure OTP, IFR0 Customer Usage, IFR0 CMAC Table, IFR0 Over-The-Air update, Secure Program Flash, Secure IFR0 ROM Configure OTP, Secure IFR0 Customer Usage, Secure IFR0 CMAC Table and Secure IFR0 Over-The-Air update.

Programs selected part of memory of the selected type based on the data in the FRB file. Enter the Start Address and Size in hexadecimal format.

#TPCMD VERIFY

#TPCMD VERIFY <F|E|X> <R|S>

R: Readout Mode. S: Checksum 32 Bit Mode. This command is available for all Kinetis devices except the KW45. Verify Readout/Checksum 32bit available for Main Flash, FlexNVM/EEprom and External Memory. Verify all memory of the selected type based on the data in the FRB file.

#TPCMD VERIFY <F|E|X> <R|S> <start address> <size>

R: Readout Mode.

S: Checksum 32 Bit Mode.

This command is available for all Kinetis devices except the KW45. Verify Readout/Checksum 32bit available for Main Flash, FlexNVM/EEprom and External Memory. Verify selected part of memory of the selected type based on the data in the FRB file. Enter the Start Address and Size in hexadecimal format.

#TPCMD VERIFY <f|r|u|c|0|F|R|U|C|0> <R|S>

R: Readout Mode.

S: Checksum 32 Bit Mode.

This command is available for only KW45 Kinetis devices.

Verify Readout/Checksum 32bit available for Program Flash, IFR0 ROM Configure OTP, IFR0 Customer Usage, IFR0 CMAC Table, IFR0 Over-The-Air update, Secure Program Flash, Secure IFR0 ROM Configure OTP, Secure IFR0 Customer Usage, Secure IFR0 CMAC Table and Secure IFR0 Over-The-Air update.

Verify all memory of the selected type based on the data in the FRB file.

#TPCMD VERIFY <f|r|u|c|0|F|R|U|C|0> <R|S> <start address> <size>

R: Readout Mode.

S: Checksum 32 Bit Mode.

This command is available for only KW45 Kinetis devices.

Verify Readout/Checksum 32bit available for Program Flash, IFR0 ROM Configure OTP, IFR0 Customer Usage, IFR0 CMAC Table, IFR0 Over-The-Air update, Secure Program Flash, Secure IFR0 ROM Configure OTP, Secure IFR0 Customer Usage, Secure IFR0 CMAC Table and Secure IFR0 Over-The-Air update.

HQ and Registered Office Via Giovanni Agnelli 1 33083 Villotta di Chions (PN) Italy Società Unipersonale Capitale sociale €102.040 P.I. 01697470936 C.F. 01697470936 REA PN-97255 D-U-N-S[®] 51-724-9350 T + 39 0434 421 111 F + 39 0434 639 021 UNIVERSAL PRODUCTION IN-SYSTEM PROGRAMMING

Verify selected part of memory of the selected type based on the data in the FRB file. Enter the Start Address and Size in hexadecimal format.

#TPCMD READ

#TPCMD READ <F|E|X>

#TPCMD READ <F|E|X> <start address> <size>

This command is available for all Kinetis devices except the KW45. Read function for Main Flash, FlexNVM/EEprom and External Memory. The result of the read command will be visible into the Terminal.

#TPCMD READ <f|r|u|c|0|F|R|U|C|0>

#TPCMD READ <f|r|u|c|0|F|R|U|C|0> <start address> <size>

This command is available for only KW45 Kinetis devices.

Read function for Program Flash, IFR0 ROM Configure OTP, IFR0 Customer Usage, IFR0 CMAC Table, IFR0 Over-The-Air update, Secure Program Flash, Secure IFR0 ROM Configure OTP, Secure IFR0 Customer Usage, Secure IFR0 CMAC Table and Secure IFR0 Over-The-Air update.

The result of the read command will be visible into the Terminal.

#TPCMD DUMP

#TPCMD DUMP <F|E|X>

#TPCMD DUMP <F|E|X> <start address> <size>

This command is available for all Kinetis devices except the KW45.

Dump function for Main Flash, FlexNVM/EEprom and External Memory. The result of the dump command will be stored in the FlashRunner 2.0 internal memory.

#TPCMD DUMP <f|r|u|c|o|F|R|U|C|O>

#TPCMD DUMP <f|r|u|c|0|F|R|U|C|0> <start address> <size>

This command is available for only KW45 Kinetis devices.

Dump function for Program Flash, IFR0 ROM Configure OTP, IFR0 Customer Usage, IFR0 CMAC Table, IFR0 Over-The-Air update, Secure Program Flash, Secure IFR0 ROM Configure OTP, Secure IFR0 Customer Usage, Secure IFR0 CMAC Table and Secure IFR0 Over-The-Air update.

The result of the dump command will be stored in the FlashRunner 2.0 internal memory.

#TPCMD GET_DEVICE_INFORMATIONS

Syntax:	#TPCMD GET_DEVICE_INFORMATIONS
Prerequisites:	none
Description:	This function gets the device information
Note:	This command prints into Real Time Log
Examples:	Correct command execution: 😊

#TPCMD GET DEVICE INFORMATIONS

HQ and Registered Office Via Giovanni Agnelli 1 33083 Villotta di Chions (PN) Italy Società Unipersonale

Capitale sociale €102.040 P.I. 01697470936 C.F. 01697470936 **REA PN-97255**

D-U-N-S® 51-724-9350 T + 39 0434 421 111 F + 39 0434 639 021

UNIVERSAL PRODUCTION IN-SYSTEM PROGRAMMING

→ smh-tech.com

#TPCMD GET_MEMORY_ID

Syntax:	#TPCMD GET_MEMORY_ID	
Prerequisites:	none	
Description:	This function gets the device ID from the external memory connected to the Kinetis device	
Note:	This command is available from libkinetis.so version 5.11 This command prints into Real Time Log and Terminal	
Examples:	Correct command execution: 😌	

Real Time Log:

#TPCMD GET_MEMORY_ID
Enabled LPSPI clock, core running at 72 MH
Initialize QSPI GPIO pins.
> QSPI GPIO pins are initialized.
Enabling Kinetis LPSPI peripheral.
* QSPI frequency set to 25MHz.
* Chip Select n.0 selected.
> Kinetis QSPI peripheral enabled.
Read external memory ID.
* QSPI: Memory ID: 0x17609D.
Time for Get Memory ID: 0.021 s.

Terminal:

Memory ID: 0x176091

#TPCMD R		
Syntax:	#TPCMD RUN <time [s<="" th=""><th>[]></th></time>	[]>
	<time [s]=""></time>	Time in seconds (i.e., 2 s). This time is an optional parameter.
Prerequisites:	none	
Description:		up and down quickly if no parameter <time [s]=""> is inserted. s]> instead moves the Reset line down and high, waits for the entered ti</time>

This command typically can be used to execute the firmware programmed in the device.

#TPCMD READ_MEM8

Syntax:	#TPCMD READ_MEM8 <address> <byte count=""></byte></address>	
	<address>Address in HEX format (i.e., 0x52002020)<byte count="">Byte count in decimal format (i.e., 8 -> eight byte</byte></address>	
Prerequisites:	none	
Description:	Read memory byte per byte from target KINETIS device	
Note:	This command prints into Terminal and Real Time Log	
Examples:	Correct command execution: 😊	

0x52002020 8

Capitale sociale €102.040 P.I. 01697470936 C.F. 01697470936 **REA** PN-97255

MEM8

READ

D-U-N-S® 51-724-9350 T + 39 0434 421 111 F + 39 0434 639 021

UNIVERSAL PRODUCTION IN-SYSTEM PROGRAMMING

entered time.

Read[0x52002021]: 0)xAA			
Read[0x52002022]: 0)x16			
Read[0x52002023]: 0)x14			
Read[0x52002024]: 0				
Read[0x52002025]: 0				
Read[0x52002026]: 0				
Read[0x52002027]: 0				
Time for Read Mem:	0.002 s			

#TPCMD READ_MEM16

Syntax:	#TPCMD READ_MEM16 <address> <16-bit Word Count></address>	
	<address> <16-bit Word Count></address>	Address in HEX format (i.e., 0x52002020) 16-bit Word count in decimal format (i.e., 4 -> four 16-bit words)
Prerequisites:	none	
Description:	Read memory 16-bit word	per 16-bit word from target KINETIS device
Note:	This command prints into	Terminal and Real Time Log
Examples:	Correct command execution	on: 😊
	#TPCMD READ_MEM16 0x52002020 4 Read[0x52002020]: 0xAAF0 Read[0x52002022]: 0x1416 Read[0x52002024]: 0x0000 Read[0x52002026]: 0x0000 Time for Read Mem: 0.002 s	
#TPCMD RE	EAD_MEM32	
Syntax:	#TPCMD READ_MEM32 <address> <32-bit Word Count></address>	
	<address> <32-bit Word Count></address>	Address in HEX format (i.e., 0x52002020) 32-bit Word count in decimal format (i.e., 2 -> two 32-bit words)
Prerequisites:	none	
Description:	Read memory 32-bit word per 32-bit word from target KINETIS device	
Note:	This command prints into Terminal and Real Time Log	
Examples:	Correct command execution: 🎯	
	#TPCMD READ_MEM32 0x Read[0x52002020]. 0x141	

#TPCMD DISCONNECT

#TPCMD DISCONNECT

Disconnect function. Power off and exit.

Time

HQ and Registered Office Via Giovanni Agnelli 1 33083 Villotta di Chions (PN) Italy Società Unipersonale Capitale sociale €102.040 P.I. 01697470936 C.F. 01697470936 REA PN-97255

for Read Mem: 0.002 s

D-U-N-S[®] 51-724-9350 **T** + 39 0434 421 111 **F** + 39 0434 639 021 UNIVERSAL PRODUCTION IN-SYSTEM PROGRAMMING

→smh-tech.com

NXP KINETIS Driver Examples

Here you can see a complete example of NXP KINETIS projects.

1 – NXP KINETIS MKE17Z256xxx7 256KB + 8MB example Commands

MKE17Z256xxx7 Kinetis device with 256 KB Flash and an external memory MX25L6433F with 8 MiB Flash.

<pre>#TCSETPAR ENTRY_CLOCK 100000 #TCSETPAR PWDVN 100 #TCSETPAR PWDV 100 #TCSETPAR QSFI_FREQUENCY 25MHz #TCSETPAR QSFI_FREQUENCY 25MHz #TCSETPAR RSTDQN 100 #TCSETPAR RSTDRV FUSHPULL #TCSETPAR RSTDRV PUSHPULL #TCCMD PUSHPY FS #TCCMD VERIFY F R #TCCMD PARSERASE X #TCCMD PARSERASE X</pre>	
<pre>#TCSETPAR FWUDOWN 100 #TCSETPAR PAUD 100 #TCSETPAR QSFI_FREQUENCY 25MHz #TCSETPAR QSFI_PROTOCOL SPI #TCSETPAR RSTDRV PUSHPULL #TCSETPAR RSTDRV PUSHPULL #TCSETPAR RSTDRV PUSHPULL #TCSETPAR RSTDRV PUSHPULL #TCSETPAR VERGE 5000 #TCSETPAR VERGE 5000 #TCSETPAR CMODE SWD #TPSENER C56KE_8ME.frb #TPCMD CONNECT #TPCMD MASSERASE UNLOCK #TPCMD VERIFY F R #TPCMD VERIFY F R #TPCMD VERIFY F R #TPCMD PROGRAM X #TPCMD VERIFY X R #TPCMD VERIFY X R #TPCMD VERIFY X R #TPCMD DISCONNECT</pre>	
<pre>#TCSETPAR PWUP 100 #TCSETPAR QSPI_FREQUENCY 25MHz #TCSETPAR QSPI_PROTOCOL SPI #TCSETPAR RSTDRV PUSHPULL #TCSETPAR RSTUP 100 #TCSETPAR RSTUP 100 #TCSETPAR CMODE SWD #TPSETERC 256KB_8MB.frb #TPSTART #TPCMD MASSERASE UNLOCK #TPCMD MASSERASE F #TPCMD BLANKCHECK F #TPCMD VERIFY F R #TPCMD VERIFY F R #TPCMD VERIFY F S #TPCMD PROGRAM X #TPCMD PROGRAM X #TPCMD VERIFY X S #TPCMD DELANCHECK X</pre>	
<pre>#TCSETPAR QSPI_FREQUENCY 25MHz #TCSETPAR QSPI_FREQUENCY 25MHz #TCSETPAR QSPI_FROTOCOL SPI #TCSETPAR RSTDOWN 100 #TCSETPAR RSTDOW PUSHPULL #TCSETPAR RSTDOW D00 #TCSETPAR RMODE SWD #TCSETPAR CMODE SWD #TPSETSRC 256KB_0MB.frb #TPCMD CONNECT #TPCMD MASSERASE UNLOCK #TPCMD MASSERASE F #TPCMD MASSERASE F #TPCMD PLANKCHECK F #TPCMD VERIFY F R #TPCMD VERIFY F R #TPCMD MASSERASE X #TPCMD BLANKCHECK X #TPCMD BLANKCHECK X #TPCMD DELANKCHECK Y #TPCMD DE</pre>	#TCSETPAR PWDOWN 100
<pre>#TCSETPAR QSPI_PROTOCOL SPI #TCSETPAR RSTDUW 100 #TCSETPAR RSTDV PUSHPULL #TCSETPAR RSTDV PUSHPULL #TCSETPAR VPROG0 5000 #TCSETPAR CMODE SMD #TPSETSRC 256KB_SMB.frb #TPSETSRC 256KB_SMB.frb #TPCMD CONNECT #TPCMD MASSERASE UNLOCK #TPCMD MASSERASE UNLOCK #TPCMD MASSERASE UNLOCK #TPCMD BLANKCHECK F #TPCMD PROGRAM F #TPCMD VERIFY F R #TPCMD VERIFY F R #TPCMD VERIFY F S #TPCMD MASSERASE X #TPCMD BLANKCHECK X #TPCMD DEARKCHECK X #TPCMD VERIFY X S #TPCMD VERIFY X S</pre>	#TCSETPAR PWUP 100
<pre>#TCSETPAR RSTDGWN 100 #TCSETPAR RSTDRV PUSHPULL #TCSETPAR RSTUP 100 #TCSETPAR RSTUP 100 #TCSETPAR CMODE SWD #TPSETSRC 256KB_8MB.frb #TPSTART #TPCMD MASSERASE UNLOCK #TPCMD MASSERASE UNLOCK #TPCMD MASSERASE F #TPCMD BLANKCHECK F #TPCMD VERIFY F S #TPCMD VERIFY F S #TPCMD VERIFY F S #TPCMD DELANKCHECK X #TPCMD BLANKCHECK X #TPCMD VERIFY X S #TPCMD VERIFY X S #TPCMD VERIFY X S #TPCMD DELSCONNECT</pre>	#TCSETPAR QSPI_FREQUENCY 25MHz
<pre>#TCSETPAR RSTDRV PUSHPULL #TCSETPAR RSTUP 100 #TCSETPAR VPROG0 5000 #TCSETPAR CMODE SWD #TPSETSRC 256KB_8MB.frb #TPSTART #TPCMD CONNECT #TPCMD MASSERASE UNLOCK #TPCMD MASSERASE F #TPCMD BLANKCHECK F #TPCMD VERIFY F R #TPCMD VERIFY F R #TPCMD MASSERASE X #TPCMD BLANKCHECK X #TPCMD PROGRAM X #TPCMD VERIFY X R #TPCMD VERIFY X R #TPCMD VERIFY X S #TPCMD VERIFY X S #TPCMD VERIFY X S #TPCMD VERIFY X S #TPCMD VERIFY X S</pre>	#TCSETPAR QSPI_PROTOCOL SPI
<pre>#TCSETPAR RSTUP 100 #TCSETPAR VPROG0 5000 #TCSSTPAR CMODE SWD #TPSETSRC 256KB_8MB.frb #TPSTART #TPCMD CONNECT #TPCMD MASSERASE UNLOCK #TPCMD MASSERASE F #TPCMD BLANKCHECK F #TPCMD VERIFY F R #TPCMD VERIFY F S #TPCMD VERIFY F S #TPCMD MASSERASE X #TPCMD BLANKCHECK X #TPCMD VERIFY X R #TPCMD VERIFY X R #TPCMD VERIFY X S #TPCMD YER X A #TPCMD YER X A #TPCMD YER YER X #TPCMD YER X A #TPCMD YER YER YER YER YER YER YER YER YER YER</pre>	#TCSETPAR RSTDOWN 100
<pre>#TCSETPAR VPROG0 5000 #TCSETPAR CMODE SWD #TPSETSRC 256KB_8MB.frb #TPSTART #TPCMD CONNECT #TPCMD MASSERASE UNLOCK #TPCMD MASSERASE F #TPCMD BLANKCHECK F #TPCMD PROGRAM F #TPCMD VERIFY F R #TPCMD VERIFY F S #TPCMD MASSERASE X #TPCMD MASSERASE X #TPCMD VERIFY X R #TPCMD VERIFY X R #TPCMD VERIFY X R #TPCMD VERIFY X S #TPCMD VERIFY X S #TPCMD DISCONNECT</pre>	#TCSETPAR RSTDRV PUSHPULL
<pre>#TCSETPAR CMODE SWD #TPSETSRC 256KB_8MB.frb #TPSTART #TPCMD CONNECT #TPCMD MASSERASE UNLOCK #TPCMD MASSERASE F #TPCMD BLANKCHECK F #TPCMD PROGRAM F #TPCMD VERIFY F R #TPCMD VERIFY F S #TPCMD MASSERASE X #TPCMD BLANKCHECK X #TPCMD VERIFY X R #TPCMD VERIFY X R #TPCMD VERIFY X R #TPCMD VERIFY X S #TPCMD VERIFY X S #TPCMD DISCONNECT</pre>	#TCSETPAR RSTUP 100
<pre>#TPSETSRC 256KB_8MB.frb #TPSTART #TPSCMD CONNECT #TPCMD MASSERASE UNLOCK #TPCMD MASSERASE F #TPCMD BLANKCHECK F #TPCMD PROGRAM F #TPCMD VERIFY F R #TPCMD VERIFY F S #TPCMD MASSERASE X #TPCMD BLANKCHECK X #TPCMD VERIFY X R #TPCMD VERIFY X R #TPCMD VERIFY X R #TPCMD VERIFY X S #TPCMD DISCONNECT</pre>	#TCSETPAR VPROG0 5000
<pre>#TPSTART #TPCMD CONNECT #TPCMD MASSERASE UNLOCK #TPCMD MASSERASE F #TPCMD BLANKCHECK F #TPCMD PROGRAM F #TPCMD VERIFY F R #TPCMD VERIFY F S #TPCMD MASSERASE X #TPCMD BLANKCHECK X #TPCMD BLANKCHECK X #TPCMD VERIFY X R #TPCMD VERIFY X R #TPCMD VERIFY X R</pre>	#TCSETPAR CMODE SWD
<pre>#TPCMD CONNECT #TPCMD MASSERASE UNLOCK #TPCMD MASSERASE F #TPCMD BLANKCHECK F #TPCMD PROGRAM F #TPCMD VERIFY F R #TPCMD VERIFY F S #TPCMD MASSERASE X #TPCMD BLANKCHECK X #TPCMD PROGRAM X #TPCMD PROGRAM X #TPCMD VERIFY X R #TPCMD VERIFY X S #TPCMD DISCONNECT</pre>	#TPSETSRC 256KB_8MB.frb
<pre>#TPCMD MASSERASE UNLOCK #TPCMD MASSERASE F #TPCMD BLANKCHECK F #TPCMD PROGRAM F #TPCMD VERIFY F R #TPCMD VERIFY F S #TPCMD MASSERASE X #TPCMD BLANKCHECK X #TPCMD PROGRAM X #TPCMD VERIFY X R #TPCMD VERIFY X S #TPCMD VERIFY X S</pre>	#TPSTART
<pre>#TPCMD MASSERASE F #TPCMD BLANKCHECK F #TPCMD PROGRAM F #TPCMD VERIFY F R #TPCMD VERIFY F S #TPCMD MASSERASE X #TPCMD BLANKCHECK X #TPCMD PROGRAM X #TPCMD VERIFY X R #TPCMD VERIFY X R #TPCMD VERIFY X S #TPCMD DISCONNECT</pre>	#TPCMD CONNECT
#TPCMDBLANKCHECK F#TPCMDPROGRAM F#TPCMDVERIFY F R#TPCMDVERIFY F S#TPCMDMASSERASE X#TPCMDBLANKCHECK X#TPCMDPROGRAM X#TPCMDVERIFY X R#TPCMDVERIFY X S#TPCMDDISCONNECT	#TPCMD MASSERASE UNLOCK
#TPCMD PROGRAM F #TPCMD VERIFY F R #TPCMD VERIFY F S #TPCMD MASSERASE X #TPCMD BLANKCHECK X #TPCMD PROGRAM X #TPCMD VERIFY X R #TPCMD VERIFY X S #TPCMD DISCONNECT	#TPCMD MASSERASE F
<pre>#TPCMD VERIFY F R #TPCMD VERIFY F S #TPCMD MASSERASE X #TPCMD BLANKCHECK X #TPCMD PROGRAM X #TPCMD VERIFY X R #TPCMD VERIFY X S #TPCMD DISCONNECT</pre>	#TPCMD BLANKCHECK F
#TPCMD VERIFY F S #TPCMD MASSERASE X #TPCMD BLANKCHECK X #TPCMD PROGRAM X #TPCMD VERIFY X R #TPCMD VERIFY X S #TPCMD DISCONNECT	#TPCMD PROGRAM F
#TPCMD MASSERASE X #TPCMD BLANKCHECK X #TPCMD PROGRAM X #TPCMD VERIFY X R #TPCMD VERIFY X S #TPCMD DISCONNECT	#TPCMD VERIFY F R
#TPCMD BLANKCHECK X #TPCMD PROGRAM X #TPCMD VERIFY X R #TPCMD VERIFY X S #TPCMD DISCONNECT	#TPCMD VERIFY F S
#TPCMD PROGRAM X #TPCMD VERIFY X R #TPCMD VERIFY X S #TPCMD DISCONNECT	#TPCMD MASSERASE X
#TPCMD VERIFY X R #TPCMD VERIFY X S #TPCMD DISCONNECT	#TPCMD BLANKCHECK X
#TPCMD VERIFY X S #TPCMD DISCONNECT	#TPCMD PROGRAM X
#TPCMD DISCONNECT	#TPCMD VERIFY X R
	#TPCMD VERIFY X S
	#TPCMD DISCONNECT
#IPEND	#TPEND

1 – NXP KINETIS MKE17Z256xxx7 256KB + 8MB example Real Time Log

#TPSTART Load SWD FPGA version 0x00001215. >
#TPCMD CONNECT
Protocol selected SWD.
Entry Clock is 1.00 MHz.
Trying Hot Plug connect procedure.
IDCODE: 0x0BC11477.
Designer: 0x23B, Part Number: 0xBC11, Version: 0x0.
ID-Code read correctly at 1.00 MHz.
JTAG-SWD Debug Port enabled.
Scanning AP map to find all APs.
AP[0] IDR: 0x04770031, Type: AMBA AHB3 bus.
AP[1] IDR: 0x001C0020, Type: JTAG connection.
AP[0] ROM table base address 0xF0002000.
CPUID: 0x410CC601.
Implementer Code: 0x41 - [ARM].
Found Cortex M0+ revision r0p1.
Cortex M0+ Core halted [0.002 s].
Requested Clock is 37.50 MHz.
Generated Clock is 37.50 MHz.
Good samples: 3 [Range 4-6].
IDCODE: 0x0BC11477.
Designer: 0x23B, Part Number: 0xBC11, Version: 0x0.
ID-Code read correctly at 37.50 MHz.
Device configuration:
* System Device Identification Register: 0x17270207.
* Family ID: 0x1 - KE1x Family (Enhanced features).
* Sub-family ID: 0x7.
* Series ID: 0x2 - Kinetis E+ series.
* Ram Size: 0x7 - 48KB.
* Revision number: 0x0.
* Project ID: 0x04.

HQ and Registered Office Via Giovanni Agnelli 1 33083 Villotta di Chions (PN) Italy Società Unipersonale Capitale sociale €102.040 P.I. 01697470936 C.F. 01697470936 REA PN-97255 D-U-N-S[®] 51-724-9350 T + 39 0434 421 111 F + 39 0434 639 021 UNIVERSAL PRODUCTION IN-SYSTEM PROGRAMMING

→smh-tech.com



* Pin ID: 0x07 - 100-pin count.
* Flash Configuration Register: 0x09000000. * Flash memory size: 256 KB. Protection region size: 8 KB.
* Flash access is enabled.
Time for Connect: 0.110 s.
#TPCMD MASSERASE UNLOCK
Perform unlocking routine.
* Chip erase is performed. * Chip erase completed. System security disabled.
Time for Masserase U: 0.079 s.
> #TPCMD MASSERASE F
Time for Masserase F: 0.074 s.
> #TPCMD BLANKCHECK F
Time for Blankcheck F: 0.038 s.
> #TPCMD PROGRAM F
Time for Program F: 3.834 s.
> #TPCMD VERIFY F R
Time for Verify Readout F: 0.105 s.
> #TPCMD VERIFY F S
Time for Verify Checksum 32bit F: 0.012 s.
> #TPCMD MASSERASE X
Enabled LPSPI clock, core running at 72 MHz.
> Clock to LPSPI module is 72 MHz.
Initialize QSPI GPIO pins. > QSPI GPIO pins are initialized.
Enabling Kinetis LPSPI peripheral.
* QSPI frequency set to 25MHz. * Chip Select n.0 selected.
> Kinetis QSPI peripheral enabled.
Read and check external memory. * QSPI: Memory ID: Expected 0x1720C2 - Read 0x1720C2.
* QSPI: Status register 0x00.
* QSPI: SFDP table supported. * QSPI: Flash size check passed: 8MiB.
* SFDP table not fully supported [Read 0xFFFFFFF at 0x58].
> Completed read and check external memory. Configure external memory.
* SPI protocol selected.
* Set eight dummy cycles. * Use 3-Byte address mode operation.
> External memory configured.
Execute selected command Time for Masserase X: 22.965 s.
>
#TPCMD BLANKCHECK X Estimated time for current operation at 25MHz: 2.684 s.
Time for Blankcheck X: 2.882 s.
> #EDOND_DDOODAW_V
#TPCMD PROGRAM X Time for Program X: 14.536 s.
> #mpown vertex y p
#TPCMD VERIFY X R Time for Verify Readout X: 3.292 s.
> #EDOND HEDDEN V C
#TPCMD VERIFY X S Time for Verify Checksum 32bit X: 2.889 s.
#TPCMD DISCONNECT

HQ and Registered Office Via Giovanni Agnelli 1 33083 Villotta di Chions (PN) Italy Società Unipersonale Capitale sociale €102.040 P.I. 01697470936 C.F. 01697470936 REA PN-97255 **D-U-N-S**[®] 51-724-9350 **T** + 39 0434 421 111 **F** + 39 0434 639 021

UNIVERSAL PRODUCTION IN-SYSTEM PROGRAMMING

1 – NXP KINETIS MKE17Z256xxx7 256KB + 8MB example Programming Times

Operation	Timings FlashRunner 2.0		
Time for Connect	0.110 s		
Masserase Unlock	0.079 s		
Masserase Flash	0.074 s		
Blankcheck Flash	0.038 s		
Program Flash	3.834 s		
Verify Readout Flash	0.105 s		
Verify Checksum Flash	0.012 s		
Masserase External Flash	22.965 s		
Blankcheck External Flash	2.882 s		
Program External Flash	14.536 s		
Verify Readout External Flash	3.292 s		
Verify Checksum External Flash	2.889 s		
Cycle Time	00:50.870 s		

HQ and Registered Office Via Giovanni Agnelli 1 33083 Villotta di Chions (PN) Italy Società Unipersonale Capitale sociale €102.040 P.I. 01697470936 C.F. 01697470936 REA PN-97255 D-U-N-S[®] 51-724-9350 T + 39 0434 421 111 F + 39 0434 639 021 UNIVERSAL PRODUCTION IN-SYSTEM PROGRAMMING

→smh-tech.com

2 – NXP KINETIS KW45 1MB and SBF example Commands

2 – NXP KINETIS KW45 1MB and SBF example Real Time Log

#TPSTART			
Load SWD FPGA version 0x00	J01215.		
#TPCMD CONNECT Protocol selected SWD.			
Entry Clock is 1.00 MHz.			
Trying forcing hardware res	at bigh garagedung		
IDCODE: 0x6BA02477.	set nigh procedure.		
Designer: 0x23B, Part Numbe	er: 0xBA02, Version: 0x6		
ID-Code read correctly at 1			
JTAG-SWD Debug Port enabled			
Scanning AP map to find all			
AP[00] IDR: 0x84770001, Ty	be: AMBA AHB3 bus.		
AP[02] IDR: 0x002A0000, Ty	e: JTAG connection.		
AP[29] IDR: 0x54770002, Ty	pe: AMBA APB2 or APB3 bu		
AP[30] IDR: 0x24770011, Ty	be: AMBA AHB3 bus.		
AP[31] IDR: 0x84770001, Typ	pe: AMBA AHB3 bus.		
AP[0] ROM table base addres			
Used Debugger Mailbox to un			
* Unlock Core M33 AP0 bus			
* Core M33 AP0 bus unlocke			
CPUID: 0x410FD214.			
Implementer Code: 0x41 - [A			
Found Cortex M33 revision :			
Cortex M33 Core halted [0.			
Requested Clock is 37.50 M			
Generated Clock is 37.50 M			
Good samples: 4 [Range 4-7] TDCODE: 0x6BA02477.			
Designer: 0x23B, Part Number ID-Code read correctly at 3			
Device Unique ID registers			
* UIDO: 0x4B4B3839, UID1:		00001 11103. 0200150040	
Device lifecycle configurat		00001, 01D3. 0x00130043	

HQ and Registered Office Via Giovanni Agnelli 1 33083 Villotta di Chions (PN) Italy Società Unipersonale Capitale sociale €102.040 P.I. 01697470936 C.F. 01697470936 REA PN-97255 D-U-N-S[®] 51-724-9350 T + 39 0434 421 111 F + 39 0434 639 021 UNIVERSAL PRODUCTION IN-SYSTEM PROGRAMMING



```
* The debug access control registers remain open when jumping to customer code.
* Converged Lifecycle is [OEM Open].
Check device memories from ROM API:
 * Flash Hemory total size: 0x0010000 = 1024 KHS.
* Flash IFRO memory base address: 0x02000000.
* NBU memory base address: 0x48800000.
* NBU memory block count: 1.
---#TPCMD MASSERASE f
Chip erase not supported for flash bank. Switched to sector erase.
---#TPCMD BLANKCHECK f
---#TPCMD PROGRAM f
 --#TPCMD VERIFY f R
---#TPCMD SWITCH TO UART
Attempt to connect via UART protocol (460800bps).
* Set Boot Config Pin High to Enter ISP Mode.
---#TPCMD UART_WRITE_PROPERTY 0x16 0x01
---#TPCMD UART_WRITE_FUSE 0x20 B8837DAB262253A7EF9813B3561257 C71DADCD447722D101DF3511217F2733
---#TPCMD UART_WRITE_FUSE 0x1F 3E8A2DA14781B922650D8097079FF27A 7F00E87F<u>1A16B8B3FD8295B6C00BFA06</u>
  --#TPCMD UART_VERIFY_FUSE 0x1F 3E8A2DA14781B922650D8097079FF27A 7F00E87F1A16B8B3FD8295B6C00BFA06
Fuse 0x1F word 4: Expected 0x7FE8007F, Read 0x7FE8007F.
Fuse 0x1F word 5: Expected 0xB3B8161A, Read 0xB3B8161A.
---#TPCMD UART WRITE FUSE 0xD 01
---#TPCMD UART_VERIFY_FUSE 0xD 01
---#TPCMD UART_WRITE_PROPERTY 0x16 0x00
---#TPCMD UART_SEND_SBF_FILE
Get the maximum packet size from device:
```

HQ and Registered Office Via Giovanni Agnelli 1 33083 Villotta di Chions (PN) Italy Società Unipersonale Capitale sociale €102.040 P.I. 01697470936 C.F. 01697470936 REA PN-97255 D-U-N-S[®] 51-724-9350 T + 39 0434 421 111 F + 39 0434 639 021 UNIVERSAL PRODUCTION IN-SYSTEM PROGRAMMING

→smh-tech.com

SMH	

Configure the device to Receive SBF file:
* SBF file size is 0x000302C8 - 197320 byte
Start SBF transfer file:
* 10% of SBF file transferred.
* 20% of SBF file transferred.
* 30% of SBF file transferred.
* 40% of SBF file transferred.
* 50% of SBF file transferred.
* 60% of SBF file transferred.
* 70% of SBF file transferred.
* 80% of SBF file transferred.
* 90% of SBF file transferred.
* 100% of SBF file transferred.
Completed transfer of SBF file.
Time for UART Send SBF file: 7.567 s.
#TPCMD DISCONNECT
#IICHD DISCONNECT

2 – NXP KINETIS KW45 1MB and SBF example Programming Times

Operation	Timings FlashRunner 2.0
ime for Connect	0.235 s
Masserase Flash	0.215 s
Blankcheck Flash	0.089 s
Program Flash	3.523 s
Verify Readout Flash	0.398 s
Verify Checksum Flash	0.055 s
Switch to UART protocol	0.112 s
UART Write Property	0.002 s
UART Write eFUSE	0.003 s
UART Write eFUSE	0.004 s
UART Verify eFUSE	0.004 s
UART Write eFUSE	0.003 s
UART Verify eFUSE	0.003 s
UART Send SBF file	7.567 s
Cycle Time	00:12.262 s

HQ and Registered Office Via Giovanni Agnelli 1 33083 Villotta di Chions (PN) Italy Società Unipersonale Capitale sociale €102.040 P.I. 01697470936 C.F. 01697470936 REA PN-97255 D-U-N-S[®] 51-724-9350 T + 39 0434 421 111 F + 39 0434 639 021 UNIVERSAL PRODUCTION IN-SYSTEM PROGRAMMING

NXP KINETIS Driver Changelog

Info about driver versions prior to 4.00

All driver versions prior to 4.00 are to be considered obsolete, please update your driver to the latest version.

Info about driver version 5.00 - 03/02/2023 Upgraded Kinetis driver.

Info about driver version 5.01 - 21/02/2023 Fixed Conditional Masserase for External Memory through Kinetis device.

Info about driver version 5.02 - 19/04/2023 Supported KW45xx devices.

Info about driver version 5.03 - 05/06/2023 Fixed issue for S9KEAZNxx devices with small RAM.

Info about driver version 5.04 - 14/06/2023 Supported MKMx series. Supported MKL3x and other Kinetis families.

Info about driver version 5.05 - 19/06/2023 Supported MKV1xx series.

Info about driver version 5.06 - 23/06/2023 Fixed connect command for MKW3xx series.

Info about driver version 5.07 - 03/07/2023 Completed support of MK1xx subfamily of Kinetis MK1 series.

Info about driver version 5.08 - 08/09/2023 Completed support of MKE13Z128xxx7.

Info about driver version 5.09 – 09/11/2023 Updated unlock procedure for MKW series.

Info about driver version 5.10 – 30/01/2024 Supported new Kinetis families.

Info about driver version 5.11 – 27/02/2024 Supported new external memories through Kinetis MKEx devices. Added #TPCMD GET DEVICE ID command.

Info about driver version 5.12 - 07/05/2024

Updated error management when the user tries to send a UART command and the KW45xx device is locked. Added **#TCSETPAR** UART CONNECT parameter for KW45 devices to perform UART connect instead of SWD.

Info about driver version 5.13 - 13/12/2024

Updated Kinetis help driver command. Updated KW45 cache management. Added KW45 lifecycle management.

Info about driver version 5.14 – 14/03/2025

Updated Kinetis help driver command. Added command

HQ and Registered Office Via Giovanni Agnelli 1 33083 Villotta di Chions (PN) Italy Società Unipersonale Capitale sociale €102.040 P.I. 01697470936 C.F. 01697470936 REA PN-97255 D-U-N-S[®] 51-724-9350 T + 39 0434 421 111 F + 39 0434 639 021 UNIVERSAL PRODUCTION IN-SYSTEM PROGRAMMING